

An ECONOLITE Group Company

Advanced System Controllers ASC/3 Maintenance Manual

P/N 100-0904-001 Rev. 03

6 October 2008

© Copyright 2008 by Econolite Control Products, Inc.

Warranty

Econolite Control Products, Inc. warrants, for a period as shown below, from date of shipment, all control equipment listed below to be free from defects in material or workmanship and to be of the kind and quality designated or specified in the contract. This warranty does not extend to products not manufactured or sold by Econolite or an Econolite Group Company. Econolite has the sole right to determine whether or not an item is covered under our warranty policy.

| Controller | Warranty Period |
|-------------------------------------|-----------------|
| ASC/3 Series Controller | 2 years |
| Safetran ASC/3-RM Series Controller | 2 years |

Econolite is not responsible for damage caused by negligence, acts of God, or use of equipment in a manner not originally intended. Econolite's liability under this warranty shall not exceed the cost of correcting defects in the equipment. Upon the expiration of the warranty period, all such liability shall terminate.

To obtain service under this warranty, deliver the product to the factory at the address listed below. When returning products to Econolite, the following must be done:

- Pack the product in its original (or equivalent) shipping container.
- Insure the product shipment (or assume the risk of loss/damage during shipment).
- Obtain a Return Authorization number from your sales representative.
- Pay all shipping charges to factory. Econolite will pay the return shipping charges.
- List on the packing sheet inside carton: the return Authorization No., Econolite's Sales Order No., your Purchase Order No., equipment Serial No., description of the problem with the equipment, and date of installation.

Ship to the nearest Econolite Service Department:

| Econolite Control Products, Inc | OR | Econolite Control Products, Inc |
|---------------------------------|----|---------------------------------|
| Attn: Service Department | | Attn: Service Department |
| 3360 E. La Palma Avenue | | 212 San Marco Avenue #B |
| Anaheim, California 92806 | | St. Augustine, Florida 32084 |

© Copyright 2008 by Econolite Control Products, Inc. ALL RIGHTS RESERVED

Econolite Control Products Inc. provides this manual for its licensees and customers. No part of this manual may be reproduced, copied or distributed in any form without the prior written approval of Econolite Control Products Inc.

The content of this manual is subject to change without notice

Econolite Control Products, Inc., logo, and the ASC/3 logo are registered trademarks of Econolite Control Products, Inc. in the United States and/or in other countries. All other trademarks are the property of their respective owners.

(080424)

Table of Contents

| 1. | INTF | RODUCTION | 1-1 | 1 |
|----|------|--------------------------------------|-----|---|
| | 1.1. | Purpose of this Document | 1-1 | 1 |
| | 1.2. | Programming Manual | 1-1 | 1 |
| | 1.3. | Document Lavout | 1-1 | 1 |
| | | 1 3 1 Main Chapters | 1-1 | 1 |
| | | 132 Appendices | 1-2 | > |
| | | | | - |
| 2. | EQU | IPMENT | 2-1 | 1 |
| | 2.1. | ASC/3 Series General Features | 2-' | 1 |
| | | 2.1.1. Equipment Enclosure Features | 2-1 | 1 |
| | | 2.1.2. Central Processing Unit (CPU) | 2-′ | 1 |
| | | 2.1.3. Power Supply | 2-′ | 1 |
| | 2.2. | System Operating Characteristics | 2-1 | 1 |
| | 2.3. | ASC/3 Series Controller | 2-3 | 3 |
| | | 2.3.1. Input/Output Connectors | 2-3 | 3 |
| | | 2.3.2. Port Interfaces | 2-3 | 3 |
| | | 2.3.3. Memory and Electronic Modules | 2-3 | 3 |
| | 2.4. | Functional Description | 2-5 | 5 |
| | | 2.4.1. Processor Module | 2-5 | 5 |
| | | 2.4.2. I/O Interface Modules | 2-5 | 5 |
| | | 2.4.3. Voltage Monitor Control | 2-6 | 6 |
| | | 2.4.4. Power Supply Module | 2-6 | 5 |
| | | 2.4.5. Telemetry Module | 2-6 | 6 |
| _ | | | _ | |
| 3. | THE | ORY OF OPERATION | 3-1 | 1 |
| | 3.1. | Introduction | 3-1 | 1 |
| | 3.2. | Processor Module | 3-4 | 4 |
| | | 3.2.1. Microprocessor | 3-4 | 4 |
| | | 3.2.2. Clocks | 3-4 | 4 |
| | | 3.2.3. System Control Pins | 3-5 | 5 |
| | | 3.2.4. System Buses | 3-5 | 5 |
| | | 3.2.5. External Interrupt Sources | 3-7 | 7 |
| | | 3.2.6. Internal Interrupt Sources | 3-7 | 7 |
| | | 3.2.7. Memory | 3-8 | 3 |
| | | 3.2.8. Voltage Monitor Control | 3-8 | 3 |
| | | 3.2.9. Down Time Accumulator | 3-8 | 9 |
| | | 3.2.10. Local Voltage Regulators | 3-9 | 9 |
| | | 3.2.11. Back-Up Power Supply | 3-9 | 9 |
| | 3.3. | User Interface Module | 3-9 | 9 |
| | | 3.3.1. Display Interface | 3-9 | 9 |
| | | 3.3.2. Keyboard | -1(|) |
| | | 3.3.3. Backlight | -1(|) |
| | | 3.3.4. Buzzer | -1(| C |
| | | 3.3.5. Heater | -1(| C |
| | 3.4. | Data Module | -1(| C |
| | 3.5. | Ethernet Module | -1(| C |
| | 3.6. | Models of ASC/3 Controllers | -11 | 1 |
| | | | | |

| 3 | 3.7. ASC/3-2100 Parallel I/O Section (TS2 Type 2 Interface) | 3-1 | 11 |
|--------------|---|----------|------------------|
| | 3.7.1. General. | 3- | 11 |
| | 3.7.2. LOUIC LEVEL TRAISIALOIS | 3- 2 | 12 |
| | 3.7.3. Input Latches | ວ- ວ່ | 12 |
| | 3.7.4. Output Latches | 3- 2 | 12 |
| | 3.7.5. I/O Scanning Process | ວ- ວ່ | 12 |
| Ċ | 2.9.1 Conorol | ວ- ວ່ | 10 |
| | 3.0.1. General aval Translators | ວ- ວ່ | 10 |
| | 2.9.2. LOUIC LEVEL TRAISIALOIS | ວ- ວ່ | 10 |
| | 3.0.3. I/O SCATITITY PTOCESS | ວ- ວ່ | 13 |
| | D.9. SDLC (EIA-405) IIILEIIACE | ວ- ວ່ | 14 |
| | D. 10. Terrininal (EIA-202) Interface | ວ- ວ່ | 14 |
| | | ວ- ວ່ | 15 |
| | 2 11 2 Line Deference Circuite | ວ- ວ່ | 15 |
| | 3.11.2. LINE REFERENCE CITCUIS | ວ- ວ່ | 15 |
| | 3. TT.3. PTOCESSOF-I/O DC IIIput Circuit | ວ- ວ່ | 15 |
| | 2 12 1 Overview | ວ- ວ່ | 15 |
| | 2.12.2. ESK Bassiver Input | ວ- ວ່ | 10 |
| | 3.12.2. FOR RECEIVER INPUL | ວ- ວ່ | 10 |
| | 3.12.3. COUEC (ADC/DAC) | ວ- ວ່ | 10 |
| | 3.12.4. Power Supplies | 3- 2 | 10 |
| | 3.12.6. Tolomotry Processor | ວ- ຈຸ | 17 |
| | 3.12.7. Detailed ESK operation | ວ- ຈຸ | 17 |
| | 3.12.7. Detailed FSK operation | ວ- ຈຸ | 17 |
| | | ວ- ເ | 17 |
| | 3.13.2 Digital Signal Processor | ວ- ເ | 17 18 |
| | 3.13.3 Select ESK or EIA_{232} | 3_' | 10 |
| | 3.13.1 ESK Receiver Input | ວ- ເ | 20 |
| | 3 13 5 Codec (ADC/DAC) | 3_4 | 20 20 |
| | 3 13 6 Power Supplies | 3_4 | <u>-</u> 0 21 |
| | 3.13.7 Telemetry I/O | 3_1 | <u>-</u> 1 21 |
| | 3.13.8 Telemetry Processor | 3_4 | <u>-</u> 1 21 |
| | 3 13 9 Detailed FSK operation | 3_1 | 22 |
| | 3.13.10 External Power Supply | 3_1 | 22 |
| | | U-2 | |
| 4 . N | IAINTENANCE | 4 | -1 |
| 2 | Introduction | 4 | -1 |
| 2 | 1.2. Unpacking | 4 | -1 |
| 2 | 1.3. Installation | 4 | -1 |
| | 4.3.1. Cable Connectors and Part Numbers | 4 | -2 |
| | 4.3.2. Environmental Operation Specifications | 4 | -2 |
| 2 | 1.4. Storage | 4 | -2 |
| 2 | 1.5. Test Equipment | 4 | -3 |
| 2 | 1.6. Disassembly | 4 | -3 |
| | 4.6.1. Processor Module | 4 | -3 |
| | 4.6.2. Power Supply | 4 | -3 |
| Z | 1.7. Cleaning and Inspection | 4 | -4 |
| | 4.7.1. Cleaning | 4 | -4 |
| | 4.7.2. Inspection | 4 | -4 |
| 2 | 1.8. Lithium Battery Safety Information | 4 | -5 |
| | | | |

| | 4.9. Telemetry Tests | .4-6 |
|----|---|-----------------|
| | 4.10. Hardware Diagnostic Tests | . 4-7 |
| | 4.10.1. General Information | . 4-7 |
| | 4.10.2. Selecting Hardware Diagnostic Menu Options | .4-7 |
| | 4.10.3. LCD Display Diagnostic Test | . 4-7 |
| | 4.10.4. Keypad Diagnostic Test | . 4-8 |
| | 4.10.5. Port 1 Diagnostic Test | 8 |
| | 4.10.6. Port 2 Diagnostic Test | .4-8 |
| | 4.10.7. Port 3A Diagnostic Test | .4-9 |
| | 4.10.8. Port 3B Diagnostic Test | .4-9 |
| | 4.10.9. TS2 ABCD I/O Diagnostic Test | 9 |
| | 4.10.10. Telemetry I/O Diagnostic Test | 4-10 |
| | 4.10.11. S-RAW Diagnostic Test | +- 4 4 |
| | 4 10 13 RTC/Other Diagnostic Test | 4-12 |
| | 4 10 14 Data Module Diagnostic Test | 4-12 |
| | 4 10 15 Auto-Loop Diagnostic Test | 4-13 |
| | 4.10.16. TS1 Suitcase Diagnostic Test | 4-13 |
| 5 | | 5_1 |
| J. | | |
| | 5.1. Introduction | .5-1 |
| | 5.2. Precautions | .5-1 |
| | | . 5-3 |
| 6. | APPENDIX A: SCHEMATIC DRAWINGS | 6–1 |
| 7. | APPENDIX B: ASSEMBLY DRAWINGS | 7–1 |
| 8. | APPENDIX C: INTERFACE CONNECTOR PIN LISTS | 8–1 |
| 9. | APPENDIX D: BILLS OF MATERIALS | 9–1 |
| 10 | . APPENDIX E: SYSTEM INTERCONNECTION | 10-1 |
| 11 | . APPENDIX F: LEASE-LINE INSTALLATION GUIDE | 11-1 |
| | 11.1. Introduction | 11-1 |
| | 11.2. Lease-Line Specification | 11-2 |
| | 11.3. Econolite Telemetry Module Modem Specifications | 11-3 |
| | 11.3.1. Transmitter Characteristics | 11-3 |
| | 11.3.2. Receiver Characteristics | 11-3 |
| | 11.3.3. Data Channel Characteristics | 11-3 |
| 12 | 2. APPENDIX G: HW DIAGNOSTIC LOOPBACK CABLES | 12-1 |
| | 12.1. General Information | 12-1 |
| 13 | B. APPENDIX H: TS1 SUITCASE DIAGNOSTIC TESTING | 13-1 |
| | 13.1. General Information | 13-1 |

1. INTRODUCTION

1.1. Purpose of this Document

This document is intended to provide theory of operation and maintenance information pertaining to the Advanced System Controller, Series 3 (ASC/3). The instructional data provided should enable qualified maintenance and repair personnel to appropriately service the ASC/3 controller. Instructions in this document should facilitate both the initial system unpacking and installation and also system maintenance and troubleshooting.

This manual contains the information needed to understand the hardware functions of the ASC/3 controller family. Information about the circuitry, general maintenance requirements, installation, and disassembly is included. Fault isolation charts are provided to help the technician isolate problems or to provide a good starting point for troubleshooting. Schematics and bills of material are included as well as several appendices to supplement the hardware descriptions.

1.2. Programming Manual

A separate *ASC/3 Programming Manual* (P/N 100-0903-006) is also available. That document provides basic programming and operational information pertaining to the ASC/3 series controllers. Instructional data provided in that manual is intended to enable qualified programming and operating personnel to easily enter appropriate software control parameters into an ASC/3 controller so as to properly configure the controller for both vehicular and pedestrian monitoring and control within a predefined traffic area.

1.3. Document Layout

This document is divided into five main chapters, followed by seven appendices.

1.3.1. Main Chapters

The main chapters of this manual are:

Chapter 1 – Introduction Describes the purpose and layout of this document.

Chapter 2 – Equipment Descriptions Provides brief physical and functional descriptions of each of the two controllers (ASC/3-1000 and ASC/3-2100) and also provides descriptions of general operational features.

Chapter 3 – Theory of Operation Contains detailed descriptions of circuit operations in the various ASC/3 modules with appropriate references to schematic and block diagrams also contained in this manual.

Chapter 4 – Maintenance Provides a collection of procedures and check lists that should be used as part of regular maintenance. Included are procedures for installation, disassembly, visual inspection, cleaning, battery check, and various adjustments. Test equipment and connector-cable assignment lists are also included. ASC/3 diagnostic tests, the primary method for hardware verification and fault isolation, are explained.

Chapter 5 – Troubleshooting Provides a Troubleshooting Chart that outlines a series of possible hardware, software, and programming problems along with their associated possible causes and suggested solutions.

1.3.2. Appendices

Appendix A – Schematics Contains schematic circuit diagrams for the ASC/3 controller modules.

Appendix B – Assembly Drawings Contains assembly drawings for all ASC/3 assemblies

Appendix C –Interface Connector Pin Lists Contains pin lists for all ASC/3 connectors A-D, SDLC, C1/C11, Terminal, and telemetry.

Appendix D – Bills Of Materials Contains Bills of Materials (BOMs) for parts used in ASC/3 controller assemblies.

Appendix E – System Interconnection Describes the standard system interconnection using Econolite telemetry interface boards and transient suppressors.

Appendix F – Guide to Lease-Line Installation Contains a guide to lease-line installation used in Econolite system communication.

Appendix G – Loopback Diagnostic Input/Output Tables Lists and identifies loopback diagnostic error codes.

Appendix H - TS1 Suitcase Diagnostic Testing Describes the TS1 Suitcase Test Screen HD-D and provides a table containing the ASC/3 TS2 I/O Address.

2.1. ASC/3 Series General Features

The ASC/3 series of controllers includes two ShelfMount models, ASC/3-1000 and ASC/3-2100, and two RackMount models, ASC/3-RM 1000 (TS2-T1 only) and ASC/3-RM, C1, shown on the page that follows. All models have the same displays and keyboards on their front panels. The connectors, however, are very different:

- ASC/3-1000 and ASC/3-RM 1000 have a single fuse and a single "A" input/output connector; the only difference between these models is that the ShelfMount has the "A" connector and fuse on the front panel and the RackMount has them on the rear panel.
- ASC/3-2100 has two fuses and four input/output connectors, A, B, C, D.
- ASC/3-RM, C1, has Cal Trans standard 170/2070 C1/C11 connectors on the rear panel.

The ASC/3 controller designs use the latest microprocessor, display, and keyboard technology. Fewer components increase overall system reliability and allow an efficient use of space. Each controller has two main electronic modules that are accessible without the use of extender cards.

2.1.1. Equipment Enclosure Features

The ASC/3-1000 and ASC/3-2100 controllers can be enclosed in either a cast aluminum enclosure designed for shelf mounting within a large street-side cabinet or enclosed in a formed aluminum enclosure that is designed to be wall-hung within a smaller pole-mounted cabinet.

2.1.2. Central Processing Unit (CPU)

All of the ASC/3 controllers use the Motorola MPC862 Central Processing Unit and, as a result, all can run the same software applications and use the same database configuration. For these reasons, this maintenance manual is used for all controllers.

2.1.3. Power Supply

All the ASC/3 controllers have power supply assemblies that are easily accessible with only a screwdriver. Optional telemetry or RS-232 modules are available for system applications and are compatible with all controllers.

2.2. System Operating Characteristics

The ASC/3-1000, ASC/3-RM 1000, and ASC/3-2100 controllers function as semi-actuated or fully-actuated traffic controller units in accordance with the National Electrical Manufacturers Association (NEMA) Standards Publications TS1-1989 and TS2-1992.

The ASC/3 series of controllers operate as 16 phase controllers with any combination of 16 vehicle phases, 16 pedestrian phases, and 16 timing overlaps along with eight concurrent groups and four timing rings. An application-specific configuration file may be specifically programmed to meet customer configuration requirements. In addition to the standard controller capabilities, the ASC/3 controllers provide outstanding software and hardware features that greatly simplify programming, operation, monitoring, and maintenance.

Programming is menu-driven and, in most cases, involves only option selections or numericvalue data entries. Numerous programming options give control flexibility and enhanced detector coordination that include non-interconnected coordination (NIC), time-of-day (TOD), preemption, and diagnostic capabilities. Real-time controller activity is monitored locally or remotely via dynamic status displays, which together show all controller dynamic parameters.





ASC/3-1000, ShelfMount

ASC/3-2100, ShelfMount



ASC/3-RM, RackMount, Front Panel



ASC/3-RM (C11), Rear View



ASC/3-RM 1000 (TS2-T1 only), Rear View

2.3. ASC/3 Series Controller

The ASC/3 series of controllers include the ASC/3-1000, ASC/3-RM 1000, ASC/3-2100, and the ASC/3-RM, C1. Each model provides the same control functions but uses different hardware input/output (I/O) configurations to interface with other components in a traffic control cabinet.

All models include three serial communication channels. The Port 1 channel is used to exchange data with a Malfunction Management Unit (MMU), retrieve vehicle detector data from detector racks and route I/O functions through Terminal and Facility Bus Interface Units (BIU). Port 2 is a terminal port with an RS-232 interface. Port 3A is another terminal port with and RS-232 interface. The optional Port 3B is a telemetry port using a frequency-shift-key (FSK) audio interface, available in a 9 pin FSK only interface or in a 25 pin FSK and telemetry I/O interface.

Also, there is a 10/100 MBPS Ethernet interface and a Datakey[™] receptacle (these are optional in some units) for database storage and upload/download capabilities.

2.3.1. Input/Output Connectors

ASC/3-1000 and ASC/3-RM 1000

The single NEMA specified "A" connector on these controllers meets NEMA TS2 Type 1 requirements as referenced in NEMA TS2 3.3.4.

ASC/3-2100

This controller has NEMA specified "A", "B", "C" connectors and meets the NEMA TS2 Type 2 requirements referenced in NEMA TS2 3.3.5. In addition, an Econolite-specific "D" connector allows the model 2100 to replace any NEMA TS1, NEMA TS2, ASC-8000 or other controllers (with adapter cables), that include NEMA TS1, KMC-8000, and ASC-8000.

ASC/3-RM C1

This controller has Cal Trans standard 170/2070 C1/C11 connectors.

2.3.2. Port Interfaces

The Port interfaces for all ASC/3 controller models are:

- Port 1 NEMA TS2 3.3.1
- Port 2 NEMA TS2 3.3.2
- Port 3A NEMA 3.3.3 specified connector used for RS232 communication.
- Port 3B NEMA TS2 3.3.3 (optional plug-in module)

The ASC/3-1000, ASC/3-RM 1000 and ASC/3-2100 are similar, but the ASC/3-2100 provides a TS2 type 2 or legacy TS1 connector interface for cabinets that require these interfaces. The ASC/3-2100 can operate in NEMA TS1, TS2 type 1 and TS2 type 2 modes, whereas the ASC/3-1000 and ASC/3-RM 1000 can operate only in NEMA TS2 type 1 mode.

2.3.3. Memory and Electronic Modules

In all ASC/3 models of controllers, PROM memory has been replaced with Flash EPROM that allows faster and easier software upgrades. The ASC/3-1000 and ASC/3-RM 1000 have a single main electronic module that is accessible without the use of extender cards. The ASC/3-2100 adds a parallel I/O module, also accessible without the use of extender cards.



Typical ASC/3 System Block Diagram

2.4. Functional Description

The descriptions contained in the following paragraphs are intended to give you a basic understanding of functions performed by the various system modules that make up the ASC/3 system controllers. The circuit and signal descriptions that follow are best understood when studied together with the block diagrams and system schematics. The block diagrams are included in this chapter and schematics are located in Chapter 6.

2.4.1. Processor Module

The Processor-I/O module contains the microprocessor chip, memory chips and support circuitry required to operate and control all ASC/3 functions. This module also includes all I/O circuitry and controls the User Interface module keyboard and display operations. Slide through connector **J11** connects this module to the User Interface module.

The system buses include the address bus that identifies the device or memory location targeted for information exchange, the data bus that carries the information, and the control bus that synchronizes the data transfers. The communications buses include the Telemetry bus, SDLC bus, and Terminal bus which transfer serial data between the microprocessor and the universal asynchronous receiver transmitter (UART) chips and their associated interface chips.

The Processor-I/O module is connected to the power supply module via connectors **J6** and **J7**. The power supply provides +24VDC.

Auxiliary processor functions include a watchdog timer which checks for proper program operation, the voltage monitor which checks for power fail conditions, and the battery-backed clock circuit which keeps accurate time when power is removed from the unit. The system random access memory (RAM) is also powered by the battery backup circuit so that data integrity is maintained during power fail conditions.

Also included on the module is the AC line transient protection circuit and line referenced 120Hz interrupt generator.

The I/O interface section connects external inputs and output, with the microprocessor system address, data and serial communications buses. This allows the microprocessor to perform all input and output functions.

2.4.2. I/O Interface Modules

The I/O section of the Processor-I/O module consists of a bi-directional serial I/O chain, logic level translators, output latches, output drivers, serial communications interface circuits, and the telemetry module interface/expansion I/O connector J4.

External parallel inputs are applied through front panel connectors A, B, C, and D. The input voltage levels are translated to logic levels to be used by the system. The TRUE/FALSE (LOW/HIGH) states are then applied to an input serial chain. The processor reads the input status by scanning the serial input chain, thus transferring the input status into internal memory.

The processor uses output latches to control the external parallel signals. It addresses a specific output and latches that output status from the data bus by enabling the latch. The signal is then sent to external connectors A, B or C. In the event of a long power failure, the latches are cleared to prepare for an orderly controller re-start.

The Terminal bus signals interface with external equipment through Terminal connector J2 (PORT 2). It is used to communicate with printers, computer terminals or other controllers in the ASC family.

The SDLC bus signals interface with optional Bus Interface Units (BIUs) and/or a Malfunction Management Unit via SDLC connector J1 (PORT 1).

EQUIPMENT

The Port 3A bus signals interface with external equipment through connector J3 (PORT 3A). It is used to communicate optional cabinet equipment, computer terminals or other controllers in the ASC family.

The Telemetry bus signals attach to slide through connector J4 and supply the signals required for an FSK channel, as well as an I/O and modem control interface. Once translated by the Modem module, the signals interface with external audio network signals via the telemetry modules Port 3B connector.

2.4.3. Voltage Monitor Control

Voltage monitor control is accomplished by monitoring the power supply output, battery voltages, and Processor signals. It is output to external equipment as VOLTAGE MONITOR.

2.4.4. Power Supply Module

The Power Supply module is a 40 watt, 24 volt off-line switching supply set for 120VAC operation. When configured as an ASC/3-2100 controller, input power is applied through the A-connector on the controller front panel and then routed, via the AC line transient protection circuit, to **J7** on the I/O module. A wire harness connects between **J7** and the processor module, which passes AC power to the supply module via **J6**. When used in the ASC/2S-1000 controller, input power is applied through the MS connector on the front panel and then routed via a cable assembly to the processor module, which passes AC power to the supply is routed back to the Processor-I/O module via a wire harness connected to **J7**.

2.4.5. Telemetry Module

The optional Telemetry module operates as a transceiver providing communication between the ASC/3-1000, ASC/3-2100 and an ASC/2M-1000 or KMC-10000 master controller. The module is controlled by the Processor module and interfaces with the Telemetry bus via connector **J4**. Transmit, and receive signals are interfaced through Telemetry connector **3B** on the front panel.

Transceiver Operation

Communication between the local and master controllers is achieved over voice grade four-wire (two data channels) type 3002 leased telephone lines or customer owned cable. The telemetry data channel is made up of command (master to local) and readback (local to master) lines. Additional lease-line information is found in Appendix D. Each local transceiver is assigned a unique telemetry address used by the master to identify the transceiver. The address is assigned by either direct keyboard entry (refer to the ASC/3 Programming Manual). Devices connected to the local transceiver are identified by subaddresses assigned and used by the master.

The master generates command messages containing local telemetry address, message type, subaddress, data, and a horizontal parity word. Command messages are transmitted to the local transceiver in a predefined sequence. The sequence begins with a zero address command which simultaneously transmits to all local controllers, the system traffic program and four special functions. Local controllers do not respond to the zero address command. Subsequent messages request the status of the devices (listed above) connected to the local transceiver. The addressed local controller sends an appropriate response to the master on the readback line. Transmission of commands and readbacks occurs simultaneously. An error status is generated if a readback is not received by the master within a predefined period. For more information on master controller operation using telemetry, refer to the ASC/2M-1000 or KMC 10,000 Master Programming and Maintenance Manuals.

At the local transceiver, modulated command message signals are transformer coupled to the receiver where they are filtered and demodulated to a serial-bit pattern. The serial-bit pattern is

EQUIPMENT

converted by an SCC receive channel on the microprocessor into a parallel pattern, four-word command message which is read by the microprocessor. If the message address corresponds to that of the local transceiver and if the message is valid, the microprocessor performs the operation specified by the message type. Where readbacks are required, the local transceiver generates a three-word readback message containing the requested data and horizontal parity word. The three data words from the microprocessor are converted to a serial bit pattern by a transmit channel on the UART. The serial bit pattern is then sent to the MODEM that provides frequency shift key (FSK) modulation for transmission. Valid data, transmit, and received carrier LEDs are ON or flash during normal data transmission.

This page is left blank intentionally.

3. THEORY OF OPERATION

3.1. Introduction

This chapter contains detailed descriptions of the various ASC/3 modules. Each module is described in detail with references to schematics in the format [D - S,X,Y] where:

D is the schematic drawing number

S is the schematic sheet number within the above schematic drawing

X is the horizontal coordinate (numbers 1 through 6)

Y is the vertical coordinate (letters A through D)

Example: The **PI_TXC** signal on **U1 pin N18** [100-1013-601 – 2,3,D] defines and locates the signal being traced as follows:

PI_TXC is the signal being traced

U1 pin N18 is the circuit component and pin where the signal enters

100-1013-601 is the drawing number without the revision letter (see note below)

2 is the schematic drawing sheet number

3 is the horizontal coordinate

D is the vertical coordinate

NOTE: The schematic drawings included in your manual (Section 6) should be the appropriate revision level for the system equipment that you have received and installed. Therefore, the schematics you find there should appropriately reflect your system configuration.

Shortened Format: The drawing number is NOT always provided in this format. It is normally included at the beginning of each new module description or when the signal being traced enters a new drawing. Thereafter, only the sheet number and coordinates are given even if the signal is traced to several different sheets within a drawing. **Example: U18 pin6** [4,1,D]

Part Numbers: Part numbers (when given) are identified in parenthesis (###) immediately before references to schematic coordinates. **Example: U14** (74AHC245) [4,5,C] indicates the circuit component **U14** has part number 74AHC245 and can be found on sheet 4, coordinates 5 C, of the drawing previously referenced.

Use of Bold Type: As shown, signal names (**PI_TXC**), circuit component designators (**U14**) and pin numbers (**pin N18**) are all printed in **bold type**. Drawing numbers, part numbers, sheet numbers, horizontal and vertical coordinates are NOT printed in bold type.

Schematics and Block Diagrams: The schematic drawings are found in Chapter 6 of this manual. Also, a module block diagram is shown before the discussion of each module. These block diagrams illustrate general functional operation.







Figure 3-2 Processor Component Placement

3.2. Processor Module

See Appendix A for Processor Schematic.

3.2.1. Microprocessor

The ASC/3 series controllers use the Motorola MPC862 integrated multi-protocol processor **U1** [100-1013-601 – 2,2,B]. This is a Very Large Scale Integration (VLSI) Complementary Metal Oxide Semiconductor (CMOS) device that includes:

- A 32-bit power PC core processor,
- A system integration block, and
- A Reduced Instruction Set Computer (RISC) communications processor.

Features of the system integration block used by the ASC/3 include:

- The independent Direct Memory Access (DMA) controller,
- A multi-level interrupt controller,
- The dual port Random Access Memory (RAM) area,
- Three programmable timers,
- Eight programmable chip-select lines,
- Forty-six parallel I/O lines,
- An on-chip clock generator, and
- Several other "glue logic" functions.

The RISC Communications Processor (CP) provides the following functions:

- The main controller (RISC Processor),
- Four independent full-duplex Serial Communications Controllers (SCCs),
- Two independent full-duplex Serial Management Controllers (SMCs),
- Seven serial DMA channels for the six SCCs and SMCs,

A Synchronous Peripheral Communications "SPI" channel, and

An Ethernet Media Access Controller, which connects to a Media Independent Interface (MII).

The following paragraphs contain microprocessor signal descriptions. All relevant information about the microprocessor signals and their associated control circuits are discussed.

3.2.2. Clocks

The system clock synchronizes the internal operations of the microprocessor and all external devices on the system buses. Microprocessor timing is controlled by a 7.3728 MHz crystal oscillator **U21** [4,2,C] that forms a signal called **PPC_CLK** that is sent to **U1 pin N2** [2,5,B]. The 7.3728 MHz clock is also divided down in frequency to become an external UART clock and an SDLC transmit clock.

To create the external UART clock signal, the 7.3728 MHz clock is applied to **U17 pin 1** [4,2,D] where it is divided by 4 to become a 1.8432 MHz signal **ASYNC_CLK** which then connects to **U15 pin 18** [4,3,D] to become the external UART clock and is also sent to **U1 pin P17** [2,3,D].

To create the SDLC transmit clock, within **U17** the 7.3728 MHz clock is also divided by 8, then sent to **U18 pin 14** where it is further divided by 6 to result in the 153.6 KHz SDLC transmit clock signal named **P1_TXC** that is supplied to **U1 pin N18** [2,3,D], **U2 pin 5** [6,6,D], and **U3 pin 5** [6,6,C].

3.2.3. System Control Pins

The Power On Reset (**/PORESET**) signal at **U1 pin R2** [2, 5,B] is an input signal that, when asserted, causes a complete system reset. The **/PORESET** signal is generated [9,2,B] by **U20** via **U22E** and **Q4** in response to the core power voltage being out of tolerance. The reset logic additionally creates an **RST** signal **U22 pin 10** [9,1,A] and **/RST U20 pin 1** [9,2,A]. The **RST** signal is also a write protect mechanism for the battery backed SRAM on **U13 pin 10** [3,1,B].

3.2.4. System Buses

Data Bus (D0-D31)

Pins D0-D31 [2,4,D] form the data bus for the system. This 32-bit, bi-directional, three-state bus is the general-purpose path for exchanging data with memory and other system devices. It can transmit and accept data in byte, word, or double word widths. Power PC cores differ from conventional CPUs in that the data bus bit values are near opposites when compared with the bit memory bit-positions. For more information on this, please refer to the MPC862 programming reference.

8-bit accesses use a byte channel from D7-D0, where D0 is the most significant bit (MSB).

16-bit accesses use 2 word channels from D31-D16, and D15-D0, where D16 and D0 are the MSB's.

32-bit accesses use a double- word channel from D31-D0 where D0 is the MSB.

The data bus signals (D15 - D0) are also used to latch a power-on configuration word via U19 and U23 [9,6,C] which defines the boot device bus width and other important configuration parameters during system startup.

Address Bus (A0-A31)

Pins **A0-A31** [2,4,A] form a 24-bit address bus for the system. Each memory or I/O device that uses the address bus is allocated a specific chip select **/CS0 - /CS7** to select the attached device. The chip select is asserted based on an internally decoded memory map which sets up the address bus according to the internal access's mapping into the physical memory map. The address bus is used as a linear bus for all the asynchronous memory types (Flash ROM, Static RAM, UART and some I/O) but is multiplexed when used for synchronous memories (SDRAM).

Terminal Bus (Port 2)

This bus originates at the CPU on **U1 pins J17** (**P2_TX**), **G16** (**P2_RX**) both at [2,2,D], and at **R19** (**P2_DCD**), **M16** (**P2_CTS**) both at [2,1,C], and **E18** (**P2_RTS**) at [2,1,B]. These signals are all routed to **U4** [6,2,B/C/D], which acts as an EIA-232 level shifter. On the EIA-232 side of the level shifter, **TXD**, **RTS**, and **DTR** are outputs that go to **J2 pins 2, 4, and 20** [6,1,D]. **RXD**, **CTS**, **DSR** and **DCD** are all inputs that connect to **J2 pins 3, 5, 6, and 8** [6,1,D]. High voltage transient protection is provided by zener diodes **CR7** to **CR14** [6,1,B/C].

Terminal Bus (Port 3A)

This bus originates at the CPU on **U1 pins J16** (**P3A_TX**), **J18** (**P3A_RX**), **L19** (**P3A_RTS**) all at [2,2,D], and **K19** (**P3A_DCD**) at [2,1,B]. These signals are routed to **U5** [6,6,A], which acts as an EIA-232 level shifter. On the EIA-232 side of the level shifter, **TXD** and **RTS** are outputs that go to **J3 pins 2** and **7** [6,4,A]. **RXD**, and **DCD** are inputs that connect to **J3 pins 3** and **1** [6,4,B]. High voltage transient protection is provided by zener diodes **CR15** to **CR18** [6,4,A].

Telemetry Bus (Port 3B and Telemetry I/O)

The ASC/3 telemetry interface is achieved by providing a single serial UART channel via **U15** [4,3,C/D], as well as a serial control interface for the telemetry module provided by signals from **U1 pins K16** (**TLM_TX**) and **L16** (**TLM_RX**) both at [2,2,D]. These signals interface with the

THEORY OF OPERATION

optional telemetry module for purposes of modem configuration and a serial link for the telemetry I/O at **J4 pins 5** and **6** [8,6,D].

UART **U15** [4,3,C/D] provides a logic level interface to the telemetry modem module, which provides a physical layer conversion to the signals, and provides hardware flow control functionality to the modem. Some control signals are provided at **J4** [8,6.D] **pins 9** (/TLM_INST), **10** (TLM_TYPO), and **11** (TLM_TYP1).

These signals provide information to the CPU as to whether a telemetry module is attached and what type that module is. Additionally, sixteen 24VDC inputs and four open-collector outputs are provided.

SDLC Bus (Port 1)

This bus contains the serial data and clock signals that are routed to the SDLC Port (PORT1) EIA-485 interface chips **U2** and **U3** (ADM3491) [6,6,C/D]. Signals included in this bus are:

The receive data line at U2 pin 2 (P1_RX), which inputs serial data to the CP on the processor,

The transmit data line at U2 pin 5 (P1_TX) which outputs serial data from the CP and transmit,

The receive clock at **U3 pin 2** (**P1_RX**) needed to synchronize input communications over the SDLC channel, and

The transmit clock at **U3 pin 5** (**P1_TXC**) needed to synchronize communications over the SDLC channel.

SPI Input/Output Bus

The SPI (Serial Peripheral Interface) bus contains the serial data, handshake signals, and clock used for communications with the TS1/TS2, type 2 I/O connector interface. This bus interface forms a serial input and output shift register chain that allows up to 16 input bytes and 16 output bytes to be exchanged on this bus.

All of the following signals originate at **U1** [2,2,D]:

The SPI input bit at U1 pin D19 (SPI_MISO),

The SPI output bit at **U1 pin E16** (**SPI_MOSI**), and

The SPI master clock signal at U1 pin C19 (SPI_CLK).

The following signals are used to control data flow to the I/O Connector Module:

The SPI input load signal at **U1 pin U18** (/**IO_IN_LD**) which loads the serial input chain with input data prior to the serial shift,

The SPI output load signal at **U1 pin R17** (**IO_OUT_LD**) which loads the outputs after the serial shift, and

The SPI output enable signal at **U1 pin N16** (/IO_OUT_EN) which enables the outputs to be tristated or active.

Second SPI Bus

This bus forms a pseudo (or not a legitimate) hardware-driven SPI Bus. This bus provides a link of lower priority signals, such as the link to the Real Time Clock or to the DatakeyTM serial data module. The Second SPI signals originate at **U1** [2,3,D] as follows:

U1 pin U19 (SSPI_MISO),

U1 pin T19 (SSPI_MOSI),

U1 pin R18 (SSPI_CLK).

Additionally, two chip selects are provided to select Real Time Clock or the Datakey module:

U1 pin P19 (/CS_MCU),

U1 pin M19 (/CS_DKEY).

3.2.5. External Interrupt Sources

An interrupt signal causes the processor to stop normal program execution and go to an address that is the beginning of an interrupt service routine. Executing the routine provides whatever action is necessary to service the device generating the interrupt.

<u>/UART_INT</u>

Connects to the CPU at **U1 pin U14** (**/IRQ1**) [2,5,C], which allows the UART to signal the CPU for service. This interrupt is the highest priority of the external interrupts.

<u>/LINESINK</u>

This connects to the CPU at **U1 pin W4** (/**IRQ5**) [2,5,C], which is a signal that requests service by the real-time clock interrupt routine. This AC line-referenced 60Hz square wave signal is generated by **U11**[7,4,C] in conjunction with optoisolator **U10** [7,3,A]. This routine controls timing of all controller software activity and provides real-time clock updates. This signal is the compliment to **LINESINK**, the pair effectively form a single dual edge triggered interrupt at 120Hz.

LINESINK

This connects to the CPU at **U1 pin V4** (/**IRQ6**) [2,5,C], which is a signal that requests service by the real-time clock interrupt routine. This AC line-referenced, 60Hz square wave signal is generated by **U11** [7,4,C] in conjunction with optoisolator **U10** [7,3,A]. This routine controls timing of all controller software activity and provides real-time clock updates. This signal is the compliment to /**LINESINK**, the pair effectively from a single dual edge triggered interrupt at 120Hz.

3.2.6. Internal Interrupt Sources

The MPC862 processor contains additional on-chip interrupt sources that can generate interrupts. The ASC/3 controller family uses the following interrupts: SCC1 through SCC4, SMC1, and SMC2, Port C10 bi-directional edge, the Fast Ethernet Controller (FEC), loss of PLL lock, and several high resolution timers.

Port 3B Interrupts

The Port 3B receive channel, which is used for the telemetry channel, is set up to generate an interrupt whenever a transmit or receive event has occurred or when a change of modem control line state has occurred (for hardware handshaking).

Port 2 Interrupts

The Port 2 receive channel, which is used for the terminal interface, generates an interrupt when an XON or XOFF character is recognized while the port is used for printing or when blocks of data of various predefined lengths are received from another device during the direct connect process.

Port 1 Interrupts

The Port 1 receive channel, which is used for the SDLC interface, generates an interrupt after a complete frame is received from a BIU or MMU.

Timer Interrupts

Timer 1 is used for the SDLC channel and generates interrupts that set the proper timing of the transmission of SDLC frames to the BIUs and MMU.

3.2.7. *Memory*

The ASC/3 controller has flash EPROM (Erasable Programmable Read Only Memory), SDRAM (Synchronous Dynamic Random Access Memory), SRAM (Static Random Access Memory), and an optional "Datakey[™] data module. Each of these is separately described in the following paragraphs.

Flash EPROM Program Memory

The software program that controls processor operation is written into **U9** (E28F640J5A-120) [3,1,A]. This is a 120-nanosecond rewritable flash EPROM that provides 2 Megabytes of program address space configured as 1024K x 16 words, and 6 Megabytes of file system address space configured as $3072K \times 16$ words. Power On Reset (POR) boot code in **U9** starts the processor and allows the system and CPU to be configured to a point where the entire system image can be copied from the flash memory into SDRAM memory.

<u>SDRAM</u>

Program memory is provided by Synchronous Dynamic Random Access Memory (SRDRAM) **U6** or **U7+U8**. After the boot loader has loaded all the program memory into the SDRAM, the system restarts, this time booting from SDRAM, which since it is 32 bits wide, offers much faster execution as compared to flash operation. SDRAM memory offers additional benefits over the asynchronous flash memory in that the SDRAM memory is burstable.

<u>SRAM</u>

Runtime variable data is stored in Static Random Access Memory (SRAM) **U13** (55V040AFT) [3,1,A]. The ASC/3 provides 512K bytes of data memory. SRAM is powered by voltage **KAPWR** [9,1,D] so that data is not lost during power outages.

When the SRAM chip select signal **/CS2** is LOW and if the 3.3V power supply is good, the RAM reads or writes the data on the odd data bus **(D7-D0)** in the location specified by the address bus **(A31-A13)**. If the 3.3V power supply is not within its limits, writing to the SRAM device is inhibited by the **/RST** signal **U13 pin 10** [3,1,A].

3.2.8. Voltage Monitor Control

Both the Voltage Monitor "CVM" and the Fault Monitor "FM" outputs are under the control of MCU **U11** [7,4,C] (MSP430F1222). **U11** monitors all the local power supply inputs (**VCC_3V**, **VBAT**, **+24VI**, **+24VE**) and provides the voltage data to CPU **U1**. If the voltage of **VCC_3V** is not +3.3±.3v, or if +24VE is less than +16VDC, both /CVM_OUT and / FM_OUT (**U11 pins 17 and 18**) are driven HIGH, which in turn will turn on open collector drivers that interface the cabinet. In absence of a voltage failure, **U11** passes the digital values read from the **/CPU_CVM** and **/CPU_FM** inputs **U11 pins 21 and 24**.

3.2.9. Down Time Accumulator

The Down Time Accumulator (DTA) detects missing 120 Hz interrupts and times the length of power outages. The DTA consists of battery-backed MCU **U11**, which functions as a real time clock, as well as providing a filtered 60hz reference (**LINESYNC**) to the CPU **U1**.

CAUTION

Do not attempt to adjust the RTC crystal Oscillator capacitor **C17** in the field. This is a precision adjustment. See Maintenance Chapter 4 for proper adjustment procedure.

U11 also determines whether the length of a power failure is less than or greater than 0.75 seconds. This time was selected as the limit within NEMA range. If the power failure is less than 0.75 seconds the controller continues to operate. If the power failure is greater than 0.75 seconds the controller reverts to its start-up sequence. If power fails altogether, the processor writes its internal RTC time out to **U11** to keep accurate time until power is reapplied.

U11 uses a combination of **VCC_3V** and battery **B1** [9,2,D] voltage to operate. The processor communicates with **U11 pins 11, 12, 13,** and **14** [7,4,C] over the **Second SPI** bus. When power is reapplied, the processor reads the time from **U11** and updates its internal RTC time.

3.2.10. Local Voltage Regulators

Switching regulator **U12** (LM3485) [5,5,A] converts the incoming +24VDC into the +3.3VDC "**VCC_3V**" signal used throughout the module. Transient voltage suppressor **CR25** [5,6,A] protects the input from any transients greater than about +30VDC.

3.2.11. Back-Up Power Supply

The back-up power supply provides power to the SRAM and the battery-backed clock during a power failure. With power applied, the VCC_3V power supply provides power to the battery-backed real time clock **U11** [7,4,C] and the SRAM chip [3,2,B] as long as VCC_3V is greater than VBAT+0.1v.

Jumper **JP2** [9,2,D] disconnects the battery **B1** [9,2,C] during troubleshooting or periods of extended storage. **B1** is a rechargeable lithium battery and uses resistors **R36** and diode **CR29** as the charging circuit.

Battery voltage is monitored by MCU **U11**. When battery voltage drops below 2.2 VDC, MCU signals the CPU that the battery is not recharging properly and replacement is required.

3.3. User Interface Module

The User Interface module contains a Liquid Crystal Display (LCD) formatted as 16 lines of 40 characters, the display contrast control, the display backlight circuit, the display heater circuit, the keyboard matrix, and the system buzzer. The display contains its own control and drive electronics, and appears as two registers to the processor. The display is connected to the ASC/3 processor module via User Interface connector **J11** [100-1013-601 – 8,1D]. See Appendix A for User Interface Schematic.

Please note: The User Interface Module should be sent to Econolite for repair.

3.3.1. Display Interface

The ASC/3 application transfers one byte at a time from the display buffer via **D00-D07** to transceiver **U14** (74AHC245) [100-1013-601 – 4,5,C]. When both **/CS5** [8,1,B] and **/WE0** [8,1,C] are LOW, the data is transferred to the User Interface module data bus and routed to the

LCD modules data lines. The LCD module uses a combination of signals **/OE**, **/CS5**, **LCD_C_/D** on its inputs to transfer the data to its internal circuitry.

3.3.2. Keyboard

The User Interface module keyboard consists of a matrix of conductive rubber switches. The processor scans the matrix via **J11** by reading specific addresses. Writes to the register selected by **/CS4** bits 0 to 3 become the keypad row scan code via **U1** (74HCT374). The column data is read by reading the register selected by **/CS4 via U2** (74HCT244). The processor then decodes the four column status bytes to determine which key is pressed.

3.3.3. Backlight

The LCD module contains a matrix of yellow/green LEDs used to backlight the display. The backlight is enabled from the front panel.

The processor uses an output register to control the backlight control. **/CS4** is used along with **/WE0** to write the keypad control interface [8,1,C]. Writing a masked value of 0x40 will turn on the display backlight.

3.3.4. Buzzer

The processor uses an output register to control the buzzer control. **/CS4** is used along with **/WE0** to write the keypad control interface [8,1,C]. Writing a masked value of 0x20 will turn on the buzzer.

3.3.5. Heater

The processor uses an output register to control the heater control. **/CS4** is used along with **/WE0** to write the keypad control interface [8,1,C]. Writing a masked value of 0x80 will turn on the display heater.

3.4. Data Module

The Data Module [100-1007-601] is an option to the ASC/3 controller and, if equipped, its receptacle is mounted to the front panel sheet metal that allows the Data Module "DatakeyTM" to be inserted at any time. The DatakeyTM provides a signal called **/DK_INST** on **J5 pin 8** [8,4,C], which notifies the processor when the DatakeyTM is inserted or removed from its receptacle. The DatakeyTM memory provides 512K bytes of serial, flash-based, non-volatile memory. The serial memory is interfaced by the Second Serial Peripheral Interface (SPI) at connector **J5** [8,4,C/D] **pins 3, 4, 5,** and **6** with signals (**/CS_DKEY**), (**SSPI_CLK**), (**SSPI_MOSI**), and (**SSPI_MISO**). [8,4,C].

3.5. Ethernet Module

The Optional Ethernet module [100-1006-601] is mounted to the front panel, and connects to **J9** [8,3,D] on the Main CPU board. The Ethernet Media Access Controller (MAC) provides a 10/100 base T interface, in half or full duplex and supports Auto-configuration of the link parameters. The electrical interface uses an industry standard MII (Media Independent Interface) to connect the MAC to the Physical Layer (PHY). The ASC/3 Ethernet module provides 2 diagnostic LED's, Link and RX activity. The PHY chip [2,4,C] is **U5**. The PHY interfaces the RJ-45 connector **J2** [3,1,C] via isolation transformer **T1** [3,3,C]. If the ASC/3 Ethernet is plugged onto an active Ethernet network, the rightmost **LED1** led should illuminate, which indicates a physical layer link between the ASC/3 PHY and the network device that it is connected to. During normal Ethernet traffic, you should also see the leftmost **LED1** LED light periodically, which indicates frame reception activity. The ASC/3 Ethernet module contains an I/O point (/ETH_INST) which when the Ethernet Module is installed, allows the Main CPU board

to detect its presence and initialize the internal network protocols. See Appendix A for Ethernet Schematic.

3.6. Models of ASC/3 Controllers

There are four basic models of ASC/3 Controllers, two Shelf-Mount models and two RackMount models, as shown in the table below.

The ASC/3-1000 and ASC/3-2100 both use the same Main CPU Module, but only the ASC/3-2100 uses TS2 type 2 Connector Board (Assembly Drawing 100-1008-501) which has four input/output connectors A through D and two fuses. The ASC3/-1000 and ASC/3-RM 1000 have a single connector A and a single fuse. The ASC/3-RM, C1 operates the same as a Cal Trans standard 2070-A.

For the theory of operation of two of the controllers, refer to the paragraph referenced in the last column of the table. Because the basic theory of operation is the same as for the ASC/3-2100, the theories of operation of the ASC/3-1000 and ASC/3-RM 1000 are not given.

| ASC/3 | Shelf | Single | 4 Connectors | 2 Connectors | Paragraph |
|------------|-------|-----------|---------------|----------------|-----------|
| Controller | Mount | Connector | on the Front, | on the Rear — | of the |
| Model | or | A on the | A-D — | C1/C11 Cal | Theory of |
| | Rack | Front or | 3 NEMA, | Trans standard | Operation |
| | Mount | Rear* | 1 Econolite | 170/2070 | |
| 1000* | Shelf | Front | | | |
| RM 1000* | Rack | Rear | | | |
| 2100 | Shelf | | Х | | 3.7 |
| RM, C1 | Rack | | | Х | 3.8 |

* TS2-T1 only

3.7. ASC/3-2100 Parallel I/O Section (TS2 Type 2 Interface)

3.7.1. General

All processor access to the parallel I/O section is done via the SPI interface, which forms an input and output shift register chain. This bus contains the serial data, clock, and handshake signals which are used for communications with the TS1/TS2 type 2 I/O connector interface. This bus interface forms a serial input and output shift register chain, which allows up to 16 input bytes and 16 output bytes to be exchanged on this bus. The signals originate at the Processor Module [100-1013-601 – 2,2,D] component **U1 pins D19** (**SPI_MISO**) the SPI input bit, **E16** (**SPI_MOSI**) the SPI output bit, and **C19** (**SPI_CLK**) the master clock. The following signals are used to control the flow of data to the I/O Connector Module:

U1 pin U18 (**/IO_IN_LD**) that loads the serial input chain with input data before the serial shift.

U1 pin R17 (IO_OUT_LD) that loads the outputs after the serial shift.

U1 pin N16 (/IO_OUT_EN) that allows the outputs to be tri-stated, or active.

Power and Interface Circuitry (Schematic 100-1008-601, Sheets 1-7)

The I/O Connector Module is powered from VCC_3V and +24VE. The I/O circuitry however runs off 5VDC, so that power level is synthesized from the VCC_3V signal using a DC/DC charge pump converter U30 [7,5,D]. The charge pump converter doubles the VCC_3V input voltage, then regulates that voltage down to 5VDC using C4, C5 and is filtered using C6,C7, and C8. The external signal CVM is produced using inverter Q1 [7,3,B] based on the /CVM_OUT signal from the Main CPU Module. Three volt to five volt interfacing is

accomplished using **U31** [7,4,B] to buffer the SPI interface output signals from the Main CPU Modules 3V logic levels to the I/O Connector Module 5V inputs.

3.7.2. Logic Level Translators

Each logic level translator (**R1 to R14**) consists of a three-resistor network (10K, 75K, and 18K) which converts the 24 V (FALSE), 0 V (TRUE) logic levels of control signals from external equipment to the HCMOS logic levels required by the input shift registers.

A 10K pull-up resistor biases the input to the FALSE state when the external control input is not connected. The voltage divider (75K and 18K) establishes the input level to the input register. An external input of 0 V to 8 V is detected as TRUE and an input of 16 V to 24 V is detected as FALSE (inputs are inverted internal to the processor). The combination of the 75K resistor, acting as a current limiter, and the internal protection circuit of the input register protects against transient input voltages exceeding 24 V.

3.7.3. Input Latches

Input serial shift register latches are used to interface data from the external connectors to the SPI bus. The processor controls the data transfer by latching the inputs and shifting the input bit stream into the SPI bus. The input registers are shown on sheets 3 and 4, showing **U1** to **U14. SOUT**, **pin 9** (74HC165) each higher order shift register feeds its **SOUT** signal into the previous stage's **SIN** input **pin 10** (74HC165). The input register is thus cascaded from **U14** to **U1** where the **U1 SOUT** pin connects to the **SPI MISO** signal at **J8 pin 4** [7,6,B]. The external inputs are all latched on the negative edge of the **SH_/LD_5V** signals on **pin 1** (74HC165).

3.7.4. Output Latches

Output serial shift register latches (**U15 to U29**) are used to interface data from the SPI bus to the external connectors. The processor controls the data transfer by enabling the latches and shifting the output bit stream through the output shift registers, and then latching the data from the registers to the physical outputs to be sent to external equipment. **MOSI_5V** is applied to **SIN U15 pin 3** (TPIC6B595) [5,6,D], and the **SOUT U15 pin 18** (TPIC6B595) [5,6,D] signal is cascaded into the next stages **SIN** pin, thus forming a cascaded serial output shift register. The **/OUT_EN_5V** (TPIC6B596) **pin 9** signals allow the outputs to be enabled when a LOW logic level is applied, or the outputs go tri-state when a HIGH logic level is applied. The **OUT_LD_5V** (TPIC6B595) **pin 12** signal, when strobed TRUE, allows the shift register output to be applied to the physical outputs. All output drivers are biased to the 24 V (FALSE) state, when not asserted, through a 10K pull-up resistor.

The TPIC6B595 output drivers are protected from transients on their output pins by Transient Voltage Suppressors (P6KE33A) that are installed on the CPU Main Module. These provide the output devices with a low impedance path to ground for voltages greater than 33VDC. This prevents damage to a driver by the reverse voltage generated when a relay coil connected to the output is de-energized or any other transient occurs.

3.7.5. I/O Scanning Process

At the beginning of an I/O sequence, the **/IO_IN_LD**, which normally dwells HIGH, is pulsed LOW for a brief period of time, which has the effect of latching the input shift registers chain (74HC165) by strobing the **/LD** input **pin 1**. The inputs are now stored in the serial input register chain.

Next, 15 bytes of output data is written out the SPI port, this data is the output bit stream destined for the output shift registers (TPIC6B595). While the outputs are being written, the inputs are being read on a bit by bit basis. Since the most significant output bit on the outputs is routed to the least significant output on the next shift register, the bits propagate through the entire shift register until the last bit of the last register is written.

THEORY OF OPERATION

After all the output bits have been written, the **IO_OUT_LD** control bit, which usually dwells LOW, is pulsed HIGH. The result is that the entire output bit stream previously written, is applied to the outputs simultaneously.

Also, since all the input bits were shifted in during the SPI output transfer, a buffer of 15 bytes is now inside the SPI peripheral, which can now be acted upon by the controller application.

3.8. ASC/3-RM, C1 Parallel I/O Section

3.8.1. General

All processor access to the parallel I/O section is done via the SPI interface, which forms an input and output shift register chain. This bus contains the serial data, clock, and handshake signals which are used for communications with the C1 and C11 Field I/O connector. This bus interface forms a serial input and output shift register chain, which allows up to 16 input bytes and 16 output bytes to be exchanged on this bus. The signals originate at the Processor Module [100-1013-601 [Zone 2, 2, D] component **U1 pins D19** (**SPI_MISO**) the SPI input bit, **E16** (**SPI_MOSI**) the SPI output bit, and **C19** (**SPI_CLK**) the master clock. The following signals are used to control the flow of data to the I/O Connector Module:

U1 pin U18 (**/IO_IN_LD**) that loads the serial input chain with input data before the serial shift.

U1 pin R17 (**IO_OUT_LD**) that loads the outputs after the serial shift.

U1 pin N16 (/IO_OUT_EN) that allows the outputs to be tri-stated, or active.

Parallel I/O section is constructed on a separate PCB that is mounted on the rear panel. This board contains the shift/latch open collector output registers, 12 V to TTL level input translators, shift/latch input registers, and the input/output Connectors, C1S and C11S.

3.8.2. Logic Level Translators

Since the I/O logic circuitry requires **5VDC** and the field inputs require **12VDC** on the 35151G101 and the processor logic levels on the 100-1013-601 are **3V**, there is an interface module 100-1119-501 (schematic 100-1119-601). This module translates the 3V signals to 5V via U2 A&B. The 5V signal is translated to 3V via R1 & R2. The 5V and 12V supplies for the 35151 are generated by U1 and U3 from the **+24VE**. Another function of the 100-1119-501 module is to generate a "code byte" (first byte on SPI MISO line) to tell the processor that the unit is an ASC/3 RM. This is accomplished by R4-R7 and U4.

3.8.3. I/O Scanning Process

SOUTBF connects to output shift register / latch / driver U2 (TPIC6B595) [Zone 1,6,C]. This signal then daisy chains through the remainder of the output devices. OUTSTRB, which is used to transfer the data from the shift registers to the output latches, connects to all TPIC6B595 in parallel. SHIFT connects to all the parallel I/O devices in parallel and carries the data from the input shift registers to the processor. The input shift chain starts at U2(74HC165) [Zone 2,6,C] and daisy chains through the remainder of the 74HC165s. INPSTRB, which is used to latch the input pin states into the shift registers, is connected to all 74HC165s in parallel.

Each input has a logic level translator made from three resistors such as RP3, RP2, RP1 [Zone 3,6,A-D]. This circuit provides a 10-kilohm pull-up to +12 VDC for the input device and converts the 0-12 VDC signal to CMOS compatible logic levels for use by the 74HC165 devices. The TPIC6B595 output devices such as U2 [Zone 1,6,C] have open drain outputs.

3.9. SDLC (EIA-485) Interface

The SDLC interface circuit sends and receives its signals on the SDLC bus. All logic to EIA-485 signal level translation is provided by **U2** and **U3** (ADM3491) [6,6,D]. These contain one EIA-485 driver and one EIA-485 receiver each. After the signals are translated to EIA-485, they are routed to the outside world via connector **J1** (DA15S) [6,4,D]. The interface includes the following signals:

TXD+ and **TXD-** are the differential transmit data pair. The processor transmits this serial data signal as **P1_TX** from **U1** [2,3,D]. This signal is converted to a differential pair by **U2**. It is then output on connector **J1 pins 1** and **9**.

TXC+ and **TXC-** are the differential transmit clock pair. The processor transmits this serial data signal as **P1_TXC** from **U1** [2,3,D]. The signal is converted to a differential pair by **U3**. It is then output on connector **J1 pins 3** and **11**.

RXD+ and **RXD-** are the differential receive data pair. These signals appear on pins 5 and 13 of connector **J1**. After conversion by **U2**, the single ended logic level signal is routed to **U1** [2,3,D] on the processor as **P1_RX**.

RXC+ and **RXC-** are the differential receive clock pair. These signals appear on pins 7 and 15 of connector **J1**. After translation by **U3**, the single ended logic level signal is routed to **U1** [2,3,D] on the processor as **P1_RXC**.

/DSI_SDLC J1 pin 10 is provided to disable the SDLC communications for bench top testing. This is accomplished by grounding this signal to the local ground **J1 pins 2, 4, 6,** and **8**.

3.10. Terminal (EIA-232) Interface

The terminal interface circuit sends and receives its signals on the terminal bus. All logic level to EIA-232 signal level translation is provided by **U4** (ST3243) [6,2,D] which contains three EIA-232 drivers and five EIA-232 receivers. **U4** uses capacitors **C2**, **C3**, **C4**, and **C5** for its onboard positive and negative voltage generation circuits. Terminal signals are routed to the outside world via connector **J2** (DB25) [6,1,D]. The EIA-232 level signals are protected against overvoltage transients by transient voltage suppressors (MMBZ15VDLT1) [6,1,C]. The interface contains the following signals:

TXD is the transmit data signal. The processor outputs this serial signal from **U1** [2,3,D] as **P2_TX**. After translation, it appears on **J2 pin 2**.

RXD is the receive data signal. This serial input signal appears on **J2 pin 3**. It is translated and routed to **U1** [2,3,D] of the processor as **P2_RX**.

DCD is the Data Carrier Detect handshaking signal. This input signal appears on **J2 pin 8.** It is translated and routed to **U1** [2,3,D] of the processor as **/P2_DCD**.

CTS is the Clear To Send handshaking signal. This input signal appears on **J2 pin 5**. It is translated and routed to **U1** [2,3,D] of the processor as **/P2_CTS**.

RTS is the Request To Send handshaking signal. The processor outputs this serial signal from **U1** [2,3,D] as **/P2_RTS**. After translation, it appears on **J2 pin 4**.

DTR is the Data Terminal Ready handshaking signal. **U1** [2,3,D] outputs this serial **/P2_DTR**. After translation, it appears on **J2 pin 20**.

Signals **RTS**, **CTS**, **CD** and **DTR** are handled under program control and are implemented only as required. Communications with a printer use the **XON/XOFF** software handshake protocol.

3.11. Power Supply Module

3.11.1. AC Power Input

The AC line transient protection circuit consists of resistors **R76** and **R77**, and varistors **RV1**, **RV2**, and **RV3**. The circuit receives a three-wire, 120 VAC, 60 Hz input from the A connector on the I/O Connector Module (ASC/3-2100) or the power connector assembly (ASC/3-1000). The three inputs are AC line, AC neutral, and earth ground. AC line is over-current protected by fuse **F2**. AC line and AC neutral are then routed to current-limiting resistors **R76** and **R77**, respectively. Varistor **RV1**, **RV2**, and **RV3** provide both common and differential mode transient protection. This is accomplished by clamping transients occurring between AC line and AC neutral are clamped by **RV1** and **RV3**, respectively. The output of the transient protection circuit is then applied to the power supply via connector **J6** [5,1,D]. Additional transient protection and noise filtering circuits are present on the power supply module.

3.11.2. Line Reference Circuits

Signal AC_CROSS is the 120 Hz line frequency reference used by the controller program as the input to the real time clock. Signal AC_CROSS is generated by full-wave rectifier CR23 [20,3,C] that rectifies the 120 VAC 60 Hz line voltage to produce a 120 Hz signal. That 120 Hz signal is presented to the dual optoisolator U10 (MCT6.S). Zener diode CR24 (1N4763A) prevents output of the AC_PF_DET signal when the line voltage is below 82 VAC. Both signals are processed by MCU U11 (MSP4301222) [7,4,C], which generates LINESYNC (used as an interrupt), /AC_FAIL, and /AC_LONG_OUT signals that are read by the CPU U1 to detect AC power fail events. MCU U11 pin 19 outputs a filtered, line locked, 60Hz LINESYNC signal that is used for timekeeping when the controller is AC powered.

3.11.3. Processor-I/O DC Input Circuit

The +24VDC enters the Processor-I/O module on connector J6. Diode CR22 (MBRS340T3) [5,1,C] provides reverse polarity protection. CR19, CR20, and CR21 provide current steering for the proper charging and discharging of the hold-up capacitor C76. R31 limits in-rush current while charging C76. +24VE is the primary onboard +24VDC voltage source for I/O devices. +24VI supplies +24VDC to the +3.3VDC voltage regulator in the processor section. The +24VEXT external output is applied to connector pin A-B. This output is rated at 500 mA and provides sufficient current for most traffic applications. The 24 VDC has been fused with a 3/4 Amp SLO-BLO fuse, F1, to allow the controller to supply sufficient current for a controller test fixture using LED displays (20 mA per LED). This higher current capability should only be used during testing. Note that the 24 VDC load in the traffic control cabinet should never exceed 500 mA. Inductor L2 [5,1,B] filters out noise induced on the logic ground (FGND) when it is run outside the controller.

3.12. FSK Telemetry Module

3.12.1. Overview

This Telemetry module [100-1032-50x] is offered in 2 models, the 9-pin Frequency Shift Keying (FSK) module, and the 25-pin FSK module with Telemetry I/O. Both models feature an internal digital signal processor (DSP), which is used as a general processor, and for its signal processing capabilities for FSK modulation and demodulation (Modem). This Telemetry module supports industry standard 1200 and 9600 BPS baud rates, and can operate as a full or half duplex interface. This Telemetry module forms a physical layer interface between the host device (the ASC/3), and an external network of similar modem devices.

The TMS320VC5502 DSP **U1** is the core of the FSK system, and processes digital representations of analog signals, and interfaces an external codec device TLV320AIC23B **U2**,

which forms a ADC/DAC combo for reading and writing analog signals to the FSK physical layer. The codec is interfaced by the DSP high speed synchronous interface (McBsp). Clock and framing signals are provided by the codec device, and the DSP in turn receives/produces the data stream at 96,000 samples per second.

This Telemetry module can run in a full or half duplex mode. Switch **SW1** is provided to physically link the transmit and receive transformers. If half duplex, 2-wire mode is selected, the single wire pair is connected to the TXD± terminals on the front panel connector. Additionally, **SW1** provides a signal named **FDUX/#HDUX** that notifies the DSP of the state of **SW1**, thus detecting the physical connection so that half duplex transmitter echo can be rejected.

3.12.2. FSK Receiver Input

The FSK waveform is applied to transformer L1 via J1 or J3, and is coupled differentially to a virtual ground, biased at half the analog rail voltage. D4 clamps any transient voltages applied to the FSK receiver, thus protecting the module. U17 and associated circuitry forms an antialiasing filter with a roll off designed to prevent high frequency tones from beating against the sample rate of the codec which could create artificial sub-tones that may interfere with the internal frequency detectors. The output of the input filter is capacitivly coupled to the codec left and right inputs, where the capacitor is driving against R21 which holds the AC value centered to 1/2 the codec analog supply voltage of +3.3V.

3.12.3. Codec (ADC/DAC)

The codec samples the input and digitizes the values using a delta sigma, analog to digital conversion process which gets sent to the DSP via the McBsp interface. Signal **CLKRX1** originates at the codec and is the synchronous clock for the interface. Signal **FSX1** and **FSR1** (transmit **X** and receive **R** frame sync signals) are used by the DSP to determine the start of the 32 bits of data (16 bits left and 16 bits right) of both the ADC and DAC data channels.

DX1 and **RX1** are the data input and output signals for the interface; **DX1** is the DAC output bit stream from the DSP, and **RX1** is the ADC output bit stream from the codec. In normal operation, you should see a continuous clock on **CLKRX**, and frame sync signals on both **FSX1** and **FSR1** at 96khz. **DX1** and **RX1** bit streams are dependent on the specific signals coming and going to the Telemetry module, but you should not expect a continuous unchanging value on either signal.

The codec provides an analog output from its DAC which is filtered by **U16** and its associated components. This filter also provides additional gain in order to scale from the codec 3.3v supply to the analog sections 5V supply rail. The filter roll off is designed such that the modulated frequencies of interest are preserved but that the 96kHz sample rate is rejected in order to keep that noise from the transmit transformer. The transmitter is turned on and off by the DSP with node **XMIT_ON**, which has the ability to tri-state the output filter when the transmitter is off "**XMIT_ON** is LOW". The output impedance of the transmitting transformer (**L2**) is set to 600 ohms by **R25**. Since the output impedance is 600 ohms, connection of a resistive 600 ohm load to the transmitter pair will result in a drop in amplitude of 3db.

3.12.4. Power Supplies

The Telemetry module has four separate power supplies for the various functions and circuitry. VCC3V (+3.3VDC) is provided by U5. U5 serves as a current inrush limiter, and hot-swap controller. After the initial inrush of current at power on, the input and output terminals of this IC are connected by an internal MOSFET switch. VCC5V (+5.0VDC) is generated by U1 using VCC3V as its input. U1 is a charge pump switching supply that multiplies its input voltage by 1.5 or 2.0 times then regulates that voltage to 5.0 VDC using an internal regulator. C4 and C5 are the "flying" capacitors in the charge pump, and they in turn charge C6, C7 and C8 at the higher voltage. VCC2V5 (+2.5VDC) is generated by U4 using VCC5V, and forms a virtual

THEORY OF OPERATION

ground for the **VCC5V** supply. This effectively forms a $\pm 2.5V$ analog power supply for the analog section of the Telemetry module, and provides a low impedance virtual ground for the transmitter and receiver. **VCORE** (+1.25VDC) is generated by **U6** using **VCC3V**, and provides the internal DSP core with its operating voltage. This regulator is a "low drop out" type regulator and can get relatively hot during operation, so apply caution when working nearby this component.

3.12.5. Telemetry I/O

On Telemetry modules that include the 25-pin connector, additional inputs and outputs (Telemetry I/O) are provided for use by the host device. **U12** and **U13**, with pull-up networks **R10** and **R11**, form the 16 input points. **U12** and **U13** perform level conversion between the inputs and the DSP 3.3V I/O system. **U14** forms the four Telemetry outputs, and the resistor network **R16** pulls the open collector outputs to the 24V level.

3.12.6. Telemetry Processor

The Telemetry module DSP core section is the workhorse of the system. The DSP (**U8**) is essentially a microcontroller unit with internal DSP instruction capabilities. The DSP loads its startup instruction code from the serial flash PROM **U7** after power on reset. Power supply monitor **U9** monitors the **VCC3V** supply and provides the reset signal to the DSP. The DSP clock (and codec clock) is derived from oscillator **U10**. Upon power up, the DSP executes an internal boot loader application from internal ROM. This boot loader in turn reads the program information from the **U8**, and loads it into the internal program RAM. After the boot loader detects the end of the binary record in **U8**, it begins to execute the loaded application from its internal RAM. The DSP interfaces the host controller (the ASC/3) via general purpose I/O interfaces, and by an internal UART interface (**HOST_TX/ HOST_RX**). **HOST_TX** and **HOST_RX** form an asynchronous control interface is to allow the host device to configure the functionality of the Telemetry module to gain access to device status, and to provide an interface for the Telemetry I/O, if so equipped.

3.12.7. Detailed FSK operation

This Telemetry module continuously monitors the receiver FSK signal, and demodulates its output to the **MODEM_TX** signal which is received by the host. This signal is the asynchronous bit reproduction of the FSK audio signal which was modulated by the modem connected to the Telemetry module receiver pair.

The host starts communication by asserting the **MODEM_RTS** input. Once the Telemetry module **MODEM_RTS** input is asserted, the module waits for a short delay period and then asserts the **MODEM_CTS** signal, which tells the host to begin transmitting on the **MODEM_RX** line. The host then de-asserts the **MODEM_RTS** signal, and the telemetry module times a carrier turn off interval and then de-asserts its **MODEM_CTS** signal to the host. The whole process is performed automatically in response to desired transmissions by the host device. While the transmitter is enabled (more or less when the **MODEM_CTS** signal is asserted), the DSP samples the **MODEM_RX** input value, converts it to an audio FSK bit stream and sends it to the codec DAC. The analog signal gets amplified and transmitted to the outside world via L1.

3.13. FSK and EIA-232 Telemetry Module

3.13.1. Overview

This Telemetry module [100-1084-50x] is offered in 2 models, the 9-pin module, and the 25-pin module with Telemetry I/O. Both models are capable of FSK or EIA-232 communications and feature an internal Digital Signal Processor (DSP), which is used as a general processor, and for its signal processing capabilities for FSK modulation and demodulation (Modem). For FSK,

the telemetry module supports industry-standard 1200 and 9600 BPS baud rates, and can operate as a full or half duplex interface. For EIA-232, standard baud rates between 1200 and 115.2kbps are supported. The Telemetry module forms a physical layer interface between the host device (the ASC/3), and an external network of similar modem devices.

3.13.2. Digital Signal Processor

The TMS320VC5502 DSP **U1** is the core of the FSK system, and processes digital representations of analog signals, and interfaces an external codec device TLV320AIC23B **U2**, which forms a ADC/DAC combo for reading and writing analog signals to the FSK physical layer. The codec is interfaced by the DSP high speed synchronous interface (McBsp). Clock and framing signals are provided by the codec device, and the DSP in turn receives/produces the data stream at 96,000 samples per second.

This Telemetry module can run in full or half duplex mode. Use Jumper **JP1** on the Main Circuit Board to select full or half duplex mode—for jumper location and positions, refer to the illustrations on the subsequent two pages. Jumper **JP1** physically links the transmit and receive transformers. If half duplex, 2-wire mode is selected, the single wire pair is connected to the TXD± terminals on the front panel connector. Additionally, **JP1** provides a signal named **FDUX/#HDUX** that notifies the DSP of the state of **JP1**, thus detecting the physical connection so that half duplex transmitter echo can be rejected.

3.13.3. Select FSK or EIA-232

The modules' EIA-232 interface uses a single chip, charge-pump-based transceiver that converts the EIA-232 signal level to +3.3VDC signals. There are a series of jumpers to configure the module to operate in FSK or EIA-232 mode. To configure the jumpers for a 9-pin Telemetry Module, refer to Figure 3-3 on the page that follows.

To configure a 25-pin Telemetry Module, use the same illustration of the circuit boards and, for the jumper positions, refer to the table on Page 3-19.

NOTE: On the circuit boards, the "EIA-232" jumper positions are labeled "RS232".



Jumper Positions for the FSK & EIA-232 Telemetry Module, 100-1084-50X, 25-Pin (For the locations of the jumpers, refer to the illustration on the previous page.)



NOTE: There are two **JP1** jumpers. The **JP1** on the Main Circuit Board is to configure Full or Half Duplex. The **JP1** on the Daughter Board is to configure FSK or EIA-232.

3.13.4. FSK Receiver Input

The FSK waveform is applied to transformer L1 via J1 or J3, and is coupled differentially to a virtual ground, biased at half the analog rail voltage. D4 clamps any transient voltages applied to the FSK receiver, thus protecting the module. U17 and associated circuitry forms an antialiasing filter with a roll off designed to prevent high frequency tones from beating against the sample rate of the codec which could create artificial sub-tones that may interfere with the internal frequency detectors. The output of the input filter is capacitively-coupled to the codec left and right inputs, where the capacitor is driving against R21 which holds the AC value centered to 1/2 the codec analog supply voltage of +3.3V.

3.13.5. Codec (ADC/DAC)

The codec samples the input and digitizes the values using a delta sigma analog to digital conversion process which gets sent to the DSP via the McBsp interface. Signal **CLKRX1** originates at the codec and is the synchronous clock for the interface. Signal **FSX1** and **FSR1** (transmit **X** and receive **R** frame sync signals) are used by the DSP to determine the start of the 32 bits of data (16 bits left and 16 bits right) of both the ADC and DAC data channels.

DX1 and **RX1** are the data input and output signals for the interface; **DX1** is the DAC output bit stream from the DSP, and **RX1** is the ADC output bit stream from the codec. In normal operation, you should see a continuous clock on **CLKRX**, and frame sync signals on both **FSX1** and **FSR1** at 96 khz. **DX1** and **RX1** bit streams are dependent on the specific signals coming

and going to the Telemetry module, but you should not expect a continuous unchanging value on either signal.

The codec provides an analog output from its DAC which is filtered by **U16** and its associated components. This filter also provides additional gain in order to scale from the codec 3.3v supply to the analog sections 5V supply rail. The filter roll off is designed such that the modulated frequencies of interest are preserved but that the 96kHz sample rate is rejected in order to keep that noise from the transmit transformer. The transmitter is turned on and off by the DSP with node **XMIT_ON**, which has the ability to tri-state the output filter when the transmitter is off "**XMIT_ON** is LOW". The output impedance of the transmitting transformer (**L2**) is set to 600 ohms by **R25**. Since the output impedance is 600 ohms, connection of a resistive 600 ohm load to the transmitter pair will result in a drop in amplitude of 3db.

3.13.6. Power Supplies

The Telemetry module has four separate power supplies for the various functions and circuitry. **VCC3V** (+3.3VDC) is provided by **U5**. **U5** serves as a current inrush limiter, and hot-swap controller. After the initial inrush of current at power on, the input and output terminals of this IC are connected by an internal MOSFET switch. **VCC5V** (+5.0VDC) is generated by **U1** using **VCC3V** as its input. **U1** is a charge pump switching supply that multiplies its input voltage by 1.5 or 2.0 times then regulates that voltage to 5.0VDC using an internal regulator. **C4** and **C5** are the "flying" capacitors in the charge pump, and they in turn charge **C6**, **C7** and **C8** at the higher voltage. **VCC2V5** (+2.5VDC) is generated by **U4** using **VCC5V**, and forms a virtual ground for the **VCC5V** supply. This effectively forms a ±2.5V analog power supply for the analog section of the Telemetry module, and provides a low impedance virtual ground for the transmitter and receiver. **VCORE** (+1.25VDC) is generated by **U6** using **VCC3V**, and provides the internal DSP core with its operating voltage. This regulator is a "low drop out" type regulator and can get relatively hot during operation, so apply caution when working nearby this component.

3.13.7. Telemetry I/O

On Telemetry modules that include the 25-pin connector, additional inputs and outputs (Telemetry I/O) are provided for use by the host device. **U12** and **U13**, with pull-up networks **R10** and **R11**, form the 16 input points. **U12** and **U13** perform level conversion between the inputs and the DSP 3.3V I/O system. **U14** forms the four Telemetry outputs, and the resistor network **R16** pulls the open collector outputs to the 24V level.

3.13.8. Telemetry Processor

The Telemetry module DSP core section is the workhorse of the system. The DSP (**U8**) is essentially a microcontroller unit with internal DSP instruction capabilities. The DSP loads its startup instruction code from the serial flash PROM **U7** after power on reset. Power supply monitor **U9** monitors the VCC3V supply and provides the reset signal to the DSP. The DSP clock (codec clock also) is derived from oscillator **U10**. Upon power up, the DSP executes an internal boot loader application from internal ROM. This boot loader in turn reads the program information from the **U8**, and loads it into the internal program RAM. After the boot loader detects the end of the binary record in **U8**, it begins to execute the loaded application from its internal RAM. The DSP interfaces the host controller (the ASC/3) via general purpose I/O interfaces, and by an internal UART interface (**HOST_TX/ HOST_RX**). **HOST_TX** and **HOST_RX** form an asynchronous control interface is to allow the host device to configure the functionality of the Telemetry module to gain access to device status, and to provide an interface for the Telemetry I/O, if so equipped.
3.13.9. Detailed FSK operation

The Telemetry module continuously monitors the receiver FSK signal, and demodulates its output to the **MODEM_TX** signal which is received by the host. This signal is the asynchronous bit reproduction of the FSK audio signal which was modulated by the modem connected to the Telemetry module receiver pair.

The host starts communication by asserting the **MODEM_RTS** input. Once the Telemetry module **MODEM_RTS** input is asserted, the module waits for a short delay period and then asserts the **MODEM_CTS** signal, which tells the host to begin transmitting on the **MODEM_RX** line. The host then de-asserts the **MODEM_RTS** signal, and the telemetry module times a carrier turn off interval and then de-asserts its **MODEM_CTS** signal to the host. The whole process is performed automatically in response to desired transmissions by the host device. While the transmitter is enabled (more or less when the **MODEM_CTS** signal is asserted), the DSP samples the **MODEM_RX** input value, converts it to an audio FSK bit stream and sends it to the codec DAC. The analog signal gets amplified and transmitted to the outside world via L1.

3.13.10. External Power Supply

This module includes a UA78M12 linear regulator on the connector board to convert the internal +24VDC to +12VDC at 100mA maximum for use with external fiber optic modems. This feature is jumper-selectable and can only be used in the EIA-232 mode. The +12VDC source is provided on **pin 13** of the 25-pin connector module. On the 9-pin module, the +12VDC source is provided on **pin 7**.

4. MAINTENANCE

4.1. Introduction

Several procedures, guides, and lists are provided for general maintenance of the ASC/3 series. This section contains unpacking and installation procedures useful for the first ASC/3 installation and for later reference. A disassembly procedure instructs on removing each module and major components.

Basic procedures include printed circuit board cleaning, voltage checking, and down time accumulator crystal adjustment. A list of test equipment recommended for maintenance is also included. The circuit components used in the ASC/3 require care in handling, installing, storing, and operating both un-mounted and mounted on printed circuit boards

Modules and their components should only be handled at a static-free workstation. Personnel and equipment MUST be properly grounded. Please refer to the Motorola CMOS LOGIC data book or any other MOS manufacturer's procedures for more information.

4.2. Unpacking

The ASC/3 controller is packed in a specially designed protective shipping carton. All necessary precautions have been taken to ensure that equipment arrives intact and in proper working order. However, you should follow these steps when unpacking the controller to verify that there is no shipping damage.

Carefully inspect the shipping container for damage before opening. If the container is damaged, unpack the controller unit in the presence of the carrier.

Save the packing materials as they have been specially designed to protect the controller during shipment. The special packing materials must be used should it be necessary to ship the controller again.

Carefully inspect the controller for damage. Check for broken wires, broken connectors, loose components, bent panels, and dents or scratches on the enclosure.

If you discover any physical damage, notify the carrier immediately.

4.3. Installation

Install ASC/3-1000 and ASC/3-2100 controllers in a location where the front panel is easily accessible. Leave adequate room around the controllers to allow easy servicing and component removal. Ensure that the vents on the back of the controllers are not blocked.

Before applying AC power, perform the following checks:.

- 1. Open the front panel and verify that all modules are properly secured and all connectors are in place. Check to make sure that all ASC/3 socket-mounted components are properly seated.
- 2. If the controller is an ASC/3 equipped with a battery, the lithium-cell battery (B1) is mounted in the upper left of the Processor Module beside connector J11. Activate this battery by moving the JUMPER on JP-2 to the left-to-center (1-2) ON position. This jumper is located above J11.
- 3. If the intersection cabinet is equipped with an MMU or CMU that latches Fault Monitor (FM) or Controller Voltage Monitor (CVM), the monitor power-on flash time must be set (using the jumpers on the monitor program card) to a value of 9 seconds or greater.

The controller is now ready for installation. Cable connector part numbers are shown on the next page. Refer to Appendix B for pin lists for all interface connectors and to Appendix C for system interconnection instructions.

| 4.3.1. | Cable | Connectors | and | Part I | Numbers |
|--------|-------|-------------------|-----|--------|---------|
| | | | | | |

| CONNECTOR | CABLE CONNECTOR | ECONOLITE PART NUMBER |
|-----------------------|-----------------|-----------------------|
| A | MS-3116-22-55S | 44143P1 |
| В | MS-3116-22-55P | 44143P2 |
| С | MS-3116-24-61P | 44143P3 |
| D | AMP #205842-1 | 31163P2 |
| CRIMP SOCKET | AMP #66504-3 | 31663P4 |
| SDLC (Port 1) | CANNON DAU-15P | 54665P4 |
| TERMINAL (Port 2) | CANNON DBU-25P | 54665P7 |
| TELEMETRY (Port 3A/B) | CANNON DEU-9S | 54647P9 |
| TELEMETRY (Optional) | CANNON DBU-25S | 54647P6 |
| POWER (Type 1) | MS-3106-18-1S | 44181P1 |
| C1 (ASC/2RM only) | AMP 201692-3 | 37134P2 |
| I/O (ASC/2RM) | Cannon DCU-37P | 54665P5 |

4.3.2. Environmental Operation Specifications

The ASC/3 controller meets or exceeds the NEMA environmental standards for traffic control equipment summarized below.

(NEMA TS2-1992 SECTION 2)

| CATEGORY | REQUIREMENT |
|------------------------|--|
| Ambient Temperature | Operating Range: -35°C to +74°C Storage Range: -45°C to +85°C |
| Humidity | Relative humidity is not to exceed 95% over the temperature range of +4.4°C to +43.3°C |
| Vibration | The controller will maintain its programmed functions and physical integrity when subjected to a vibration of up to 0.5g at 5 to 30 cycles per second, applied in each of the three mutually perpendicular planes. |
| Shock | The controller will not suffer either permanent mechanical deformation or any damage that renders the unit inoperable when subjected to a shock of 10g applied in each of the three mutually perpendicular planes. |

4.4. Storage

Should it be necessary to store the ASC/3-1000 or ASC/3-2100 controller with power removed, THE BATTERY SHOULD BE REMOVED OR DISCONNECTED BY SETTING THE BATTERY JUMPER (JP-2) TO THE CENTER-TO-RIGHT (2-3) OFF POSITION. The battery is located at the upper left of the Processor module, beside connector J-11.

4.5. Test Equipment

The following is a list of suggested test equipment to be used for fault isolation, basic check-out, and general maintenance procedures.

- 1. 100MHz, digital, dual-trace oscilloscope. Used for observing signals and checking of time relationships of two waveforms where necessary.
- 2. Digital Multimeter (DMM). Used for continuity testing, diode and transistor checks, and general voltage measurements. The DMM should meet the following specifications:

| PARAMETER | RANGE | ACCURACY | INPUT IMPEDANCE |
|-------------------|-------------|-----------------|--------------------------------------|
| DC Volts | 200mV-1000V | ±0.25% of Input | |
| AC Volts | 200mV-750V | Humidity | 10 M Ω , Capacitance < 100 pF |
| Resistance (Ohms) | 200Ω-20ΜΩ | | |

3. Frequency Counter. Used for Down Time Accumulator (DTA) crystal adjustment. Note that the DTA crystal adjustment is a high precision adjustment. Therefore, an accurate frequency counter is required.

4.6. Disassembly

Below is a disassembly description for each module.

** CAUTION **

When disassembling the controller always disconnect input power (applied through front panel connector A) before attempting to disassemble any part of the controller.

4.6.1. Processor Module

The Processor-I/O module is attached to the enclosure by two 1/4-turn fasteners. To remove the module:

- 1. Disconnect the interface cable to the front panel.
- 2. Turn the fasteners 1/4 turn to the left.
- 3. Hold onto the assembly by the connector plate and pull the module out from the bottom until it slides out of the card guide on the inside top of the enclosure.
- 4. Pull the module out far enough to disconnect the two power supply harnesses attached to the rear of the module.

4.6.2. Power Supply

The power supply is mounted on standoffs above the processor module on the front panel. The supply is held in place by four screws and washers. To remove the Power Supply module:

- 1. Remove the two wire harnesses from the power supply module.
- 2. Remove the four screws and washers.
- 3. Remove the supply from the assembly.

4.7. Cleaning and Inspection

General controller maintenance includes regular cleaning and inspection of the controller printed circuit boards (PCBs), electronic components, connectors, cables, and plastic and metal parts of the enclosure.

Use the following cleaning and inspection procedure to prolong equipment life and to minimize the risk of failure.

4.7.1. Cleaning

** CAUTION **

Do not apply any cleaning solvents to keyboards, front panel, display, or any other plastic parts.

- 1. Disconnect the power source (front panel connector A) before attempting to clean any of the controller components.
- 2. When boards are repaired, clean flux residue from solder connections with an environmentally safe flux remover. Free air dry.
- 3. Clean keys and front panels with a soft, lint free, damp cloth. Free air dry. Do not allow excessive amounts of water to collect around or enter keyboard and display areas.
- 4. Clean PCBs with a non-abrasive, moisture and residue free aerosol duster.

4.7.2. Inspection

The following inspection guide is provided as a quick reference when inspecting the controller and its components.

| ITEM | DEFECT |
|---|---|
| Capacitors, general | Burned spots, damaged leads. |
| Capacitors, ceramic or tantalum | Broken or cracked bodies. |
| Capacitors, electrolytic | Ruptured bodies, leaking electrolyte. |
| Connectors | Broken, loose, bent, corroded, or missing pins; cracked insulation; or incorrect polarization. |
| Equipment, general | Dented or bent. Dust, dirt, lint, grease, oil; excess resin, spattered solder, metal chips, filings, or other foreign matter in equipment. Worn spots or deep scratches on surfaces, marred protective finish exposing bare metal, evidence of arcing, loosening screw thread assemblies. |
| Hardware, general | Incorrect screw length. Missing screws, nuts, bolts, rivets, lock washers and screws, nuts, nut plates, or bolts with stripped threads. |
| Integrated circuits | Broken or cracked bodies, corrosion, shorted contacts. |
| Markings, decals, and reference designators | Missing, incorrect, illegible, or obliterated. |

Visual Inspection Guide

| ITEM | DEFECT |
|----------------------------|---|
| Printed circuit boards | Broken, cracked, or burned parts; broken or missing rivets; broken circuitry; chipped contacts; copper showing on contacts; copper showing on circuitry; cracks, holes, or burns in cards; defective soldering joints; cracks; flat surfaces; bubbles or holes; lifted pads; broken or missing eyelets. |
| Resistors | Discolored body, loose connections. |
| Solder connections | No solder, insufficient solder, excess solder, cold or crystallized joints. |
| Transformers | Melted insulation compound, frayed insulation |
| Terminal strips and boards | Cracked, burned, or damaged terminal pins |
| Wiring | Cut, burned, or abraded insulation exposing bare conductor, abrupt V bends which weaken conductor; points of abrasion not insulated; pinched or damaged wires; broken or loose lacing; loose clamps. |

4.8. Lithium Battery Safety Information

The lithium-cell battery (B1) mounted in the upper left side of the Processor-I/O module supplies power to the CMOS RAM and the Battery Backed Clock during a power failure. This battery is rechargeable and should not require replacement during the life of the controller. However, lithium cells or batteries are very high-energy power sources and therefore must be handled with care. If a battery ever does require replacement, **please observe the following precautions:**

Do not short battery terminals. If a lithium battery or cell is short-circuited or overheats, immediately disconnect it from the load by removing the jumper from JP2 (on the upper-left or the I/O Processor module near the battery and connector J10).

Do not open, puncture, or crush batteries. Cells and batteries contain hazardous sulfur dioxide and flammable materials.

Dispose of properly. Do not incinerate. Do not compact for disposal. Cells and batteries can be disposed of in sanitary landfills. However, discharged lithium cells and batteries may contain significant amounts of unused energy and should be packed carefully and electrically isolated before disposal.

4.9. Telemetry Tests

Required Test Equipment:

- Test Loopback Cable 33279G6.
- Oscilloscope
- Master controller.
 - 1. Set SW1 to the full duplex position (FULL).
 - 2. Turn off controller power. Install module in controller. Reapply power.
 - 3. Attach a 600 ohm load loopback cable (P/N 33279G6) to telemetry connector.
 - 4. From the boot menu, execute the Port 3B loopback test (BOOT-7-6).
 - 5. Verify that the test passes.
 - 6. Set oscilloscope to 5 Volts/Division and 0.1mSec/Division.
 - 7. Connect the scope to the TX and RX pairs of an existing FSK network, where a master has been configured for normal operation. Be certain that there are 600 ohm terminators on each set of pairs. Be sure that only the single controller is connected to the network.
 - 8. Restart the controller, this time running the controller application (Asc3App).
 - 9. Configure the Port 3B parameters as follows:

Protocol = ECPIP Port = ENABLED BAUD = 1200 FRAMING = 801 Transmit response time = 0.1 RTS to CTS time = 2.0 RTS turn off time = 3.0

Address = (any address the master is configured to use)

- 10. Install module in test controller. Attach telemetry Master cable to Port 3.
- 11. Set proper telemetry channel.
- 12. If controller is attached to an ASC/2M, set telemetry response delay on controller to 8800. (Set ASC/2M "TELEMETRY WINDOW to 80.) If controller is attached to a KMC 10,000, set telemetry response delay to 10,000.
- 13. Verify that the controller is responding to the master's commands by checking that the VALID LED is ON, and the TX led is blinking with a constant cadence.
- 14. Verify that controller communicates with master by looking at the master (MM-3-6) screen which shows the number of responses to transmissions.
- 15. With the scope, verify that the controller's transmit pair is transmitting a packet envelope (burst of FSK audio patterns, then quiet the output until the next burst).
- Verify that the amplitude on the controller's transmitter pair is 2.29vpp ±.4vpp (0dbm)
- 17. Remove test equipment.

4.10. Hardware Diagnostic Tests

4.10.1. General Information

The ASC/3 Controller hardware diagnostic tests are part of the ASC/3 Boot software package. To access the Boot Menu, proceed as follows:

While powering up the ASC/3 controller, simultaneously press the "1" and the "CLEAR" keys. The Boot Menu Screen (shown below left) should appear.

Press the "7" key and the Hardware Diagnostic Menu (Screen HD, shown below right) should appear.

BOOT MENU SCREEN

| 02/14/2005 | BOOT MENU | 00:00:00 |
|----------------|------------|----------------|
| 1. DOWNLOAD FI | ILES 6.SE | ET WORKING DIR |
| 2. UPLOAD OPTI | IONS 7. RU | JN H/W DIAGS |
| 3. FILE SYSTEM | 4 8.CI | LOCK/CALENDAR |
| 4. SETUP NETWO | ORK 9. SH | IOW BOOT CFG |
| 5. SELECT APP | 0. RE | ISTART |
| PRESS KEYS | 5 19, OR (|) TO SELECT |

| | SCREEN HD |
|--|--|
| | HARDWARE DIAGNOSTIC MENU |
| 1. 2. 3. 4. 5. 6. 7. | DISPLAY 8. TELEMETRY I/O KEYPAD 9. S-RAM PORT1 0. ETHERNET PORT2 A. RTC/OTHER PORT3A B. DATA MODULE PORT3B C. AUTO-LOOP TS2 "ABCD" I/O D. TS1 SUITCASE |
| | PRESS 09 TO SELECT 0-9 SPEC FUNC 1-4 TO SELECT A-D |

4.10.2. Selecting Hardware Diagnostic Menu Options

The Hardware Diagnostic Menu (shown above) displays the 14 diagnostic test options. Select option 1 through 0 by pressing the appropriate numeric key. To select options A, B, C, or D, press the SPEC FUNC key followed by a numeric key 1, 2, 3, or 4 for A, B, C, or D, respectively.

4.10.3. LCD Display Diagnostic Test

To select the Display diagnostic test while viewing the Hardware Diagnostic Menu screen, press the "1" key.

The test begins automatically and first performs tests of the Backlight On, Backlight Off, and Beeper functions. You can physically observe if these three tests are successfully performed. The display screen Backlight first turns on, then off, and then the beeper sounds.

Next, an LCD Display Screen test is performed in which a pattern is displayed on the LCD display screen that uses all available on-screen characters.

Finally, a Pixel test is automatically performed to check that all pixels in the LCD display screen are functioning properly. If all tests are successfully performed, the screen shown below appears. If any test fails, an appropriate message appears to explain the nature of the failure.

SCREEN HD-1

LCD DISPLAY TEST *********** *TEST PASSED* *********** PRESS ANY KEY TO RETURN

4.10.4. Keypad Diagnostic Test

To select the Keypad diagnostic test while viewing the Hardware Diagnostic Menu screen, press the "2" key. The screen HD-2 shown at the right should appear. This screen shows a pattern of parenthesis marks () arranged in a pattern similar to the pattern of the function and numeric keypads on the controller front panel.

The Keypad diagnostic test is an interactive test in which you actively press each key on the functional keypad to test to see if the signal from that key is being interpreted correctly. As you press each key, the space between the appropriate pair of parentheses should darken and the "LAST KEY PRESSED = "message should indicate which key was just pressed. When all keys have been pressed, all sets of parenthesis pairs should be darkened.

4.10.5. Port 1 Diagnostic Test

To successfully perform the Port 1 diagnostic test, a Port 1 loopback cable (P/N-33279G7) must be installed on the Port 1 SDLC front panel connector.

When the test is run, it automatically creates 16 output packets that are received as inputs through the loopback cable, and any detected faults are reported as response or frame failures on the display screen. If there are no transmit or receive (TX/RX) failures, Screen HD-3 (shown at the right) will appear to indicate the controller has passed the test.

4.10.6. Port 2 Diagnostic Test

To successfully perform the Port 2 diagnostic test, a Port 2 loopback cable (P/N-33279G8) must be installed on the Port 2 TERMINAL front panel connector.

When the test is run, it automatically creates 16 output "handshake signal" packets that are received as inputs through the loopback cable 'and any detected faults are reported as response or frame failures on the display screen. If there are no transmit or receive (TX/RX) failures, Screen HD-4 (shown at the right) will appear to indicate the controller has passed the test.



SCREEN HD-3



SCREEN HD-4

PORT 2 TEST

TESTING HANDSHAKE SIGNALS [PASS] PACKET TESTING PPPPPPPPPPPP

No tx/rx failures!

4.10.7. Port 3A Diagnostic Test

To successfully perform the Port 3A diagnostic test, a Port 3A loopback cable (P/N-33279G9) must be installed on the Port 3A TELEMETRY front panel connector.

When the test is run, it automatically sends 16 output packets that are received through the loopback cable and any detected faults are reported as non-response "N," or frame failures "F" on the display screen. If there are no transmit or receive (TX/RX) failures, "P" will be printed on the display for each packet sent. Screen HD-5 (shown at the right) will appear to indicate the controller has passed the test.

4.10.8. Port 3B Diagnostic Test

To successfully perform the Port 3B diagnostic test, a Port 3B loopback cable (P/N-33279G?) must be installed on the TELEMETRY front panel connector slot.

When this test is run, it automatically tests both the data and control signals and also reports on both the P3B and P3C packet transmit/receive (TX/RX) failures. If there are no detected failures, Screen HD-6 (shown at the right) will appear to indicate the controller has passed the test.

4.10.9. TS2 "ABCD" I/O Diagnostic Test

To successfully perform the TS2 "ABCD" I/O diagnostic test, appropriate loopback cables must be installed on connectors A, B, C, and D of the I/O module as follows:

| Connector | Cable Part Number |
|-----------|-------------------|
| A | 33279G1 |
| В | 33279G2 |
| С | 33279G3 |
| D | 33279G4 |

When the test is run, it automatically tests 118 input/output connections through the loopback cables and any detected faults are reported (by number) on a failure display screen (typical shown at right top). Detected faults are displayed in two separate formats, each consisting of 4 characters as follows:

| SCREEN HD-5 | |
|--|--|
| PORT 3A TEST | |
| TESTING HANDSHAKE SIGNALS [PASS] PACKET TESTING PPPPPPPPPPPPP | |
| No tx/rx failures! | |
| | |
| ***** | |
| *TEST PASSED* | |
| ****** | |
| DRESS ANY KEY TO RETURN | |

SCREEN HD-6



NOTE: A table in Appendix H of this manual supplies the Signal Description Type (Input or Output), I/O Address, and Cable Connector Pin Designation for each address tested.

Fault codes that begin with the letter "I" show that the input address (in hex format) is stuck in either high "H" or low "L." For example, I27L indicates input 27 is stuck LOW and I4cH indicates that input 4c is stuck HIGH.

NOTE: Only inputs are tested in this manner, so a fault code starting with 0 is a zero, not the letter O.

MAINTENANCE

Fault codes that DO NOT start with the letter I, are a 4-character hexadecimal code where the first two digits are the OUTPUT address and the second two are the INPUT address. For example, as shown on "Screen HD-7 Failed" below, the number 3827 shows that output 38hex failed with its expected connection to input 27hex.

If there are no defective I/O point failures, "Screen HD-7 Passed" (also shown below) appears and indicates the controller has passed the test.

SCREEN HD-7 - FAILED

| Testin | TS2 TYPE 2 LOOPBACK g output 118 | |
|-----------|-------------------------------------|-----------|
| Input 9 | 4 has failed with Ou | tput 118 |
| 3827 3830 | 3831 3832 391f 3a2b | 3b25 3c33 |
| 3d41 3e42 | 3f44 4034 4133 4234 | 433a 443d |
| 4446 4539 | 4638 4735 4843 4934 | 4a3d 4a46 |
| 4b40 4c3f | 4d45 4e47 4f3c 5036 | 5133 5242 |
| 533e 543e | 5537 5636 5735 5845 | 5938 5a44 |
| 5b65 5c62 | 5d61 5d67 5e68 5f63 | 6064 6166 |
| 624c 635d | 64 ************ 4d | 684b 694a |
| 6a60 6b55 | 6c *TEST FAILED* 54 | 7053 7152 |
| 7256 7358 | 74 ************** 5a | 765c 765e |
| 2c2c 2c2e | 2d1c 2e21 2f1e 2f2d | 3048 313b |
| PR | ESS ANY KEY TO RETUR | N |

SCREEN HD-7 - PASSED

| TS2 TYPE 2 LOOPBACK |
|-------------------------|
| Testing output 118 |
| |
| |
| |
| * * * * * * * * * * * * |
| *TEST PASSED* |
| |
| PRESS ANY KEY TO RETURN |
| |
| |

4.10.10. Telemetry I/O Diagnostic Test

To successfully perform the Telemetry I/O diagnostic test, a Telemetry loopback cable (P/N-33279G?) must be installed on the 25 pin Telemetry module connector and a Telemetry module must be connected.

SCREEN HD-8

TELEMETRY I/O LOOPBACK

PRESS ANY KEY TO RETURN

4.10.11. S-RAM Diagnostic Test

To select the S-RAM diagnostic test, while viewing the Hardware Diagnostic Menu screen, press the "9" key.

The test initially displays the following warning: THIS TEST WILL CORRUPT DATA AND LOGS CURRENTLY IN BATTERY BACKED RAM !!!

To proceed with the test, press the "0" key and then the "ENTER" key. The test automatically tests all 512kb of S-RAM memory and, if no faults are found, Screen HD-9 (shown at the right) appears to indicate the controller has passed the test.

4.10.12. Ethernet Diagnostic Test

To successfully perform the Ethernet diagnostic test, the Ethernet connector (located at the upper left of the controller front panel and marked ETH) must be connected to a server. Of the two red LEDs located above the connector, the right LED should be steadily lighted and the left LED should blink three times as the test is performed.

To select the Ethernet diagnostic test, while viewing the Hardware Diagnostic Menu screen, press the "0" key. The test automatically "pings" the server three times and the server should respond. If successful, Screen HD-0 displays the "PASSED" result as shown at the right. If unsuccessful, the Screen HD-0 will display "FAILED."



SCREEN HD-0

4.10.13. RTC/Other Diagnostic Test

To select the Real Time Clock RTC/Other diagnostic test, while viewing the Diagnostic Menu screen, press the SPEC FUNC key followed by the "1" key appropriate for the "A" character. When run, this test autoperforms a series of tests that check:

The controller's operating temp. (example: TEMP = 28.9).

The battery's output voltage (example: BATT = 3.0V).

The RTC firmware revision (example: FW rev = 10000).

Takes two readings of the RTC time to ensure the clock is running properly.

Tests the line frequency for accuracy.

Tests CVM/FM signals for proper function.

Screen HD-A (shown below) should appear to indicate the controller has passed the test or to indicate any failures.

SCREEN HD-A

| RTC/OTHER TESTS |
|---|
| GETTING TIME [PASSED] GETTING TIME [PASSED] CLOCK IS RUNNING [PASSED] TESTING LINE FREQ. [PASSED] TESTING CVM/FM SIGS. [PASSED] |
| *********** *TEST PASSED* ******* |
| PRESS ANY KEY TO RETURN |

4.10.14. Data Module Diagnostic Test

To successfully perform the Data Module diagnostic test, a DatakeyTM must be installed in the front panel DatakeyTM receptacle.

To select the Datakey[™] diagnostic test while viewing the Diagnostic Menu screen, press the SPEC FUNC key followed by the "2" key appropriate for the "B" character. When run, this test auto-performs a series of tests that check:

Formats the Datakey [™].

Performs an erasure check.

Writes a pattern to the flash block.

Performs a flash block read verification.

SCREEN HD-B

DATA MODULE TEST

FORMAT COMPLETE CHECKING ERASURE [PASSED]

READING FLASH BLOCK [PASSED]

PRESS ANY KEY TO RETURN

4.10.15. Auto-Loop Diagnostic Test

To successfully perform the Auto-Loop diagnostic test, all loopback cables

To select the Auto-Loop diagnostic test, while viewing the Diagnostic Menu screen, press the SPEC FUNC key followed by the "3" key appropriate for the "C" character.

When run, this test auto-performs the entire sequence of tests 1 through B, then briefly displays the statistics for the results before repeating the same sequence.

SCREEN HD-C

AUTO-PERFORMS SEQUENCE OF TESTS, BRIEFLY DISPLAYS STATS OF TEST RESULTS, THEN REPEATS SEQUENCE.

4.10.16. TS1 Suitcase Diagnostic Test

The TS1 Suitcase test allows the user to verify if controller inputs (as supplied by the suitcase tester) are operating correctly. Each input from the suitcase tester will display as an "X" if asserted, and displays a "." (period) when not asserted.

The display position of the input under test is determined by the address of the input (see the table in Appendix H).

The display positions are organized in bytes, so the top line of display positions will display inputs 0x00 to 0x1F, the next line down will display inputs 0x20 to 0x3F, etc.

This test has no specific pass/fail criteria since it is intended for use as a troubleshooting tool only.

SCREEN HD-D

This page is left blank intentionally.

5. TROUBLESHOOTING

5.1. Introduction

The fault isolation tables in this section list malfunctions and their possible causes. The list is by no means complete. However, careful study of the symptoms may provide a starting point for troubleshooting.

Because of the modular design of the ASC/3, repair at the cabinet level should be limited to removal and replacement of bad modules and fuses. Any in-depth fault isolation should be done in a shop with the proper test equipment. **Personnel and equipment should be properly grounded to prevent damage due to static electricity**. Exercise caution so that the programming integrity within the controller is maintained, as intended for the particular intersection, during removal and replacement of modules. Therefore, modules containing unique programming for a specific intersection (Processor module, overlap program board, Datakey_{TM}) must not be used operationally anywhere other than at that intersection.

If a problem is found on the Main CPU module or the I/O Connector Module, the customer has the option to either repair the equipment or return it to Econolite for service. The Ethernet Module, User Interface and Power Supply modules should always be returned to Econolite for service. In any case, all information relevant to the failure must be recorded. If a defective module or the complete controller is returned for service, please send as much information as possible about the failure. Note the nature of the malfunction and details about the conditions affecting the controller at the time of failure. Try to reproduce the failure in a lab to determine the pattern, if any. Use these guidelines when documenting a failure.

Record:

- a) All controller settings. Print all data, if possible.
- b) Mode of operation (coordination, preemption, time base).
- c) All external conditions (temperature, humidity, lightning,.
- d) Time of failure.
- e) Interconnect type.

Record details of a failure condition:

- a) Controller hangs-up.
- b) Record: The interval, how often hang-up occurs (every cycle, during a certain function,...).
- c) Controller skips intervals.
- d) Record: The interval, under what conditions (every cycle, only when external command is applied,...).

Use descriptive statements:

- a) Local not responding.
- b) Incorrect data in a readback.
- c) Incorrect output at a local.
- d) Abnormal LCD indications.
- e) Improper signal indications on the same phase (conflicting conditions).

The fault isolation tables are preceded by some precautions. It is imperative that these be read and understood before attempting to work on the ASC/3 controller.

5.2. Precautions

Before doing any troubleshooting please note that much of the ASC/3 operation is determined by the program contained in the configuration database.

- 1. Make sure that the program number on the label on top of the controller matches the Standard Software number specified on SCREEN MM-8-5 of the system software.
- 2. If necessary, use the Software Install procedure (Programming Manual, Appendix G) to check the database against the required intersection configuration.

Before working on any module, ALWAYS take the following precautionary steps:

- 1. Disconnect primary power from the controller before removing or installing modules.
- 2. Allow at least 15 seconds for the filter capacitors to discharge before working on any module in the controller.
- 3. Do not use low resistance VOM or continuity tester for continuity checks. These may damage CMOS circuits.
- 4. Remember to handle the Processor module with care to ensure that the on-card battery is not inadvertently shorted (such as by laying the module on a metal surface) or bent.
- 5. Be careful not to flex the any module circuitry excessively. When bench testing, the module should be supported by a fixture so that it lays flat and does not rest on the capacitor mounted on the rear of the module.

WARNING

Line voltages are present on the Processor-I/O and Power Supply modules. Extreme care should be taken when working in these areas.

5.3. Hardware Fault Isolation

| | | In ACTION column: (A) = Cabinet-level fault isolation. (B) = Bench-level fault isolation. |
|---|--|---|
| PROBLEM | POSSIBLE CAUSE | ACTION |
| Controller is inoperative. Processor Monitor and All LEDs are OFF. | 1. 115 VAC fuse blown. 2. Controller not supplied with 115 VAC. 3. Loose power supply harnesses 4. Power supply module failure | (A) Check fuse F2 replace if necessary. (A) Verify that power is applied. (B) Check construction and seating of harnesses. (B) Verify +24VDC output. Return supply to Econolite for repair. |
| Time is lost when power removed. Timing incorrect or inconsistent or controller hangs up. | Battery jumper JP2 not on 120 Hz reference circuit. U10/U11 circuit. | (A) Remove/replace Main CPU module. (B) Check AC power monitor LINESYNC circuit interrupt operation (U11 pin 19) [7,4,C]. (A) Remove/replace CPU Main module. (B) Check U1 programming (C) Check U10 OPTO circuit [7,3,A]. (CAUTION: LETHAL VOLTAGES PRESENT IN THIS CIRCUIT). |
| Voltage monitor/ Fault monitor output FALSE | Power supply out of tolerance, voltage or voltage monitor control circuit failed. a) Preemptor phases programmed not IN USE when preemptor becomes active. b) Preemption active during power outage. | A) Remove/replace power supply. B) Check +24VDC and voltage monitor circuits (U11) [7,3,A]. (A) Program preemption phases IN USE (Recall data page PREEMPTOR Submenu). |
| One phase has no outputs. | I/O section failure. Output circuitry for phase in I/O Interface section failed. Phase omitted in configuration PROM programming. | (A) Remove/replace I/O Connector Module. (B) Check output circuit operation for the particular output. (A) Install correct program application. (B) Reprogram Database in order to correct phase omitted. |
| Controller appears to be operating but all outputs are OFF. | 24 V EXT fuse (F1) is blown. I/O Connector Module failure. | (A) Check fuse F1. (A) Remove/replace I/O Connector Module. (A) Check IO_OUT_EN output enable on J8 pin 8. (A) Check SPI_MOSI on J8 pin |
| All outputs from one phase or one output does not turn ON. | I/O section failure. Output driver failed. | (A) Remove/replace Processor-I/O module. (B) Check output latch and output driver for that phase. |

| | | In ACTION column: (A) = Cabinet-level fault isolation. (B) = Bench-level fault isolation. |
|--|---|---|
| PROBLEM | POSSIBLE CAUSE | ACTION |
| All inputs inoperative. | I/O Interface section failure. Processor section failed. | (A) Remove/replace I/O Connector Module. (B) Check serial shift register chain U1 to U14 [12,6,D]. (A) Remove/replace I/O Connector Module. |
| All inputs to one phase or one input inoperative. | I/O Interface section failure. Input multiplexer failed. Phase not IN USE. | pin 4. 1. (A) Remove/replace I/O Connector Module. (B) Check shift register operation for that particular phase. 2. (A) Program phase IN USE on Recall data page Controller Submenu. |
| No inputs or outputs from a phase | 1. Phase not IN USE. | (A) Check Recall data page Controller Submenu. |
| Controller beeps repetitively. Does not accept keyboard inputs. | A key is stuck ON or the keyboard control circuit failed. | (A) Check User Interface control circuits. |
| Controller hangs up and PROCESSOR MONITOR LED LED1 is ON. | Processor failed. Power supply failed. | (A) Remove/replace Main CPU Module. (B) Check processor operation. (A) Remove/replace power supply. (B)Check power supply for low voltage output. |
| Characters are lost while printing. | 1. XON / XOFF handshake protocol not recognized. | (A) Program printer to recognize XON / XOFF protocol. |

6. APPENDIX A: SCHEMATIC DRAWINGS

Appendix Contents

Processor Module (Drawing 100-1013-601, Sheets 1-10) User Interface Module (Drawing, Sheets 1-4) Ethernet Schematic (Drawing 100-1006-601, Sheets 1-3) ASC/3 TS2 Type 2 Interface (Drawing 100-1008-601 Sheets 1 -7) ASC/3 Telemetry Main PCB (Drawing 100-1032-601, Sheets 1-6) ASC/3 Telemetry Daughter Board, 9-Pin (Drawing 100-1091-601, Sheet 1) ASC/3 Telemetry Daughter Board, 25-Pin (Drawing 100-1092-601, Sheet 1) ASC/3 Telemetry Main PCB (Drawing 100-1093-601, Sheets 1-6) ASC/3 RM Field I/O Interface Board (Drawing 100-1119-601) This page is intentionally left blank.

| | 6 | | 5 | Δ | 3 | | | 2 | | | 1 | | |
|---|---|-------------|----------------------------|-----------------|---|----------------|-------|----------|--------|---------------------|--------------------------|----------|---|
| 1 | | | 5 | Т | 5 | | | 2 | | PEVIEI | | | |
| | | | | | | | | | LTR | DESCRIPTI | ON APPROVED: | DATE | |
| | MPC862 Port U | Usage | MPC862 Chin Sele | t/Memory Usage | | | | | NC | INITIAL RELEASE ECO | # 21200 JARRID GROSS | 7/27/04 | |
| | SCC1-PORT1 SDLC | CLK2,3 | FLASH BOOT MEMORY [16 bit] | CS0 0xFF80 0000 | | | | | A | SEE ECO # 21335 | JARRID GROSS | 10/26/04 | |
| | SCC2-PORT4 EXPANSION ISP | P1] BRGO | SDRAM MEMORY [32 bit] | CS1 0×0000 0000 | | | | | В | SEE ECO # 21705 | | | |
| D | SCC3-PORT2 TERMINAL SCC4-PORT5 EXPANSION [SP | 2/SP51 BRG2 | SRAM MEMORY [8 bit] | CS2 0×0200 0000 | | | | | с | SEE ECO # 21974 | JIM ROSE | 5/10/06 | D |
| | SMC1-PORT3A | BRG3 | LCD DEVICE I/O [8 bit] | CS4 0x0300 0000 | | | | | D | SEE ECO # 22135 | JIM ROSE | 9/8/06 | |
| | SMC2-TELEMETRY PORT3B | CLK1 | KEYBOARD I/O [8 bit] | CS5 0x0301 0000 | | | | | E | SEE ECO # 22376 | JIM ROSE | 05/03/07 | |
| | | | UART [8 bit] | CS7 0x0303 0000 | | | | | | | | | |
| | | | INTERNAL SFRS | 0xFF00 0000 | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| С | | | | | | | | | | | | | С |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| ~ | | | | | | | | | | | | | ~ |
| В | | | | | | | | | | | | | В |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | | | | | | re | 3360 E. LA PALMA AVE. | | |
| | | | | | | | | | | | ANAHEIM, CALIFORNIA 9280 | 6 | |
| A | | | | | Γ | DR: Jorrid C | ross | 05-12-03 | TITLE | <u> </u> | | | А |
| | | | | | F | DR. OUTTO G | | 00-12-00 | | SCHE | MATIC | | |
| | | | | | | CHK: Jarrid Gr | OSS | 07-16-04 | ٨ | | | R | |
| | | | | | | ENG: Jarrid (| Gross | 07-16-04 | A, | | | N. | |
| | | | | | | APP: Jarrid (| Gross | 07-16-04 | SHEET: | 1 OF 10 | B 100-1013-60 | 1 E | |





















| | UNLESS OTHERWISE SPECIFIED | XXX | X |
|------------------------|--|------------------------|----|
| | DEBURE AND BREAK ALL SHARP EDGES PART MUST BE FREE OF ANY FOREIGN | design XXX | X |
| | TOLERANCE | CHECK XXX | XX |
| | DECIMAL: XX ± .03 XXX ± .015 | ENGINEER XXX | X |
| | ANGULAR: ± 0*30' This drawing is the property of BCONOLITE CONTROL | APPRD XXX | XX |
| | PRODUCTS who claims proprietary rights in the material disclosed. It is issued in confidence for engineering information only and may not be copied or used for manufacture on anything shown without specific written permission from ECONOLITE CONTROL PRODUCTS. | MATERIAL XXX XXX | |
| MODEL FILE: .SLDPRT | DO NOT SCALE DRAWING | finish XXX XXX | |
| <u> </u> | | | |

| | 126.6 | REVISIONS | | |
|------|-------|---------------|------|-------|
| REV. | BY | E.C.O. NUMBER | DATE | APPRD |
| | | | | |

B

A

 XXX
 Image: Second problem in the second pr



 Δ

4

This drawing is the property of ECONOLITE CONTROL PRODUCTS who claims proprietary rights in the material disclosed. It is issued in confidence for engineering information only and may not be copied or used for manufacture on anything shown without specific written permission from ECONOLITE CONTROL PRODUCTS. SCALE: 1:1

B

 \rightarrow

A

| 60 | 54 |
|----|------|
| 40 | S5 |
| 48 | 56 |
| 47 | \$7 |
| 46 | 58 |
| 45 | 59 |
| 44 | S10 |
| 43 | 311 |
| 42 | S12 |
| 41 | \$13 |
| 40 | 514 |
| 30 | S15 |
| 38 | \$18 |
| 37 | \$17 |
| 36 | 518 |
| 35 | \$19 |
| 34 | \$20 |
| 22 | 521 |
| 32 | 522 |
| 31 | 523 |
| 30 | 524 |
| 29 | \$25 |
| 28 | 520 |
| 27 | \$27 |
| 26 | 528 |

| | | 3360 F | ECONOLI 2. La PALMA ANAHEIM, | CA 92806 | |
|---|-----------|--------------------|---------------------------------|------------|------------------|
| | | | XXX XXX | | |
| - NOLITE CONTROL | |] | DO NOT SCALE DRAWI | ING | |
| rights in the material for engineering pied or used for | size B | cage code OFEW7 | Drawing NO. | | rev. 1 |
| FROL PRODUCTS. | SCALE | : 1:1 | CAD FILE: Draw1.SLDDRW | SHEET 2 OI | 74 |

B

A



B

 \neg

A

Ą

| g | p | r. | F | |
|---|---|----|---|--|
| š | 1 | ~ | | |
| | | | | |
| 1 | | | | |
| | | | | |
| 1 | = | | | |

| | | 3 360 2 | ECONOLI E. La PALMA ANAHEIM, I | TE CA 92806 |
|---|-----------|--------------------|-----------------------------------|-----------------------|
| | | | XXX XXX | |
| This drawing is the property of ECONOLITE CONTROL | | | DO NOT SCALE DRAWI | NG |
| PRODUCTS who claims proprietary rights in the material disclosed. It is issued in confidence for engineering information only and may not be copied or used for | size B | cage code OFEW7 | Drawing No. | rev. 1 |
| permission from ECONOLITE CONTROL PRODUCTS. | SCALE | : 1:1 | CAD FILE: Draw1.SLDDRW | SHEET 3 OF 4 |

B

A



B

100-1006-601a.sch-1 - Tue Feb 01 13:17:39 2005



| | | | 1 | | | |
|---|---|---------------------|---------|---------------------|---------|---|
| | | REVISI | ON RECO | ORD | | 1 |
| | LTR | DESCRIPT | ION | APPROVED: | DATE: | 1 |
| | NC | INITIAL RELEASE ECO | # 21200 | JARRID GROSS | 7/27/04 | |
| | A | SEE ECD#21427 | | JARRID GROSS | 1/25/05 | |
| | | | | | | |
| | | | | | | D |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | Ь |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| ſ | | TE | 3360 | E. LA PALMA AVE. | | |
| R | | TSINC | ANAHEIN | 1, CALIFORNIA 92806 | | |
| Γ | TITLE | 1~ | | | | |
| | | | | | | |
| | | | | | | |
| 1 | | | | | | |
| ┞ | (1) _(1) | | SIZE | DWG ND. | REV | |
| | SHEET | T: 1 OF 3 | B | 100-1006-601 | Α | |


D

С

В

Α

| Setti determini and della suate Determini and della suate della setti della della suate della suat suate della suate della suate suate della suate dell Suate della suate d | 1 | 1 | | 1 |
|---|---|---|---|---|
| 6 | 5 | 4 | 3 | 2 |



| 00-1 | 008-601rnc.sch-1 - Thu 6 | Aug 11 15:19:16 2005 | 4 | 3 | 2 |
|------|-----------------------------|----------------------|---|---|---|
| D | | | | 5 | |
| С | | | | | |
| В | | | | | |
| A | | | | DR: Jarrid G CHK: Jarrid G ENG: Jarrid APP: Jarrid | Fross 07-07-0 Gross 07-16-0 Gross 07-16-0 Gross 07-16-0 Gross 07-16-0 |

100-1008-601rnc.sch-1 - Thu Aug 11 15:19:16 2005

| | REVISION RECORD | D | | |
|-----|---------------------------|--------------|---------|---|
| LTR | DESCRIPTION | APPROVED: | DATE: | |
| NC | NITIAL RELEASE ECO# 21200 | JARRID GROSS | 7/27/04 | |
| | | | | |
| | | | | |
| | | | | D |

С

В



| | 10 | | |
|---|----------------------------------|--------------------------|-----------|
| | JB | | |
| | PREEMPT 6 ACTIVE | $\frac{1}{2}$ D1-2[6] | |
| | 5PLIT DEMAND IN | 3 D1-3[4] | Г4 |
| | COORD SYNC N | 4 D1 - 4 [4] | |
| | CROSS STREET SYNC OUT | 8 D1-6 [4] | [4] |
| | GTULE BIT 3 IN | | |
| 1 | NIC SPECIAL FUNC 2 | | [4] |
| | SPLITEIT 2 IN DEESET BIT 2 IN | 10 D1-10 [4] | |
| | NIC SPOL FUNC 4/5PR 2 | | [6] SF |
| | OFFSET BIT I IN | 13 D1-13 [4] | |
|] | TIME RESET IN | 14 D1-14 [4] | |
| • | PREENPT FLASH CTRL OUT | 15 D1-15[6] | |
| | SPLIT BIT 1 N | 7 D1-17 [4] | |
| | EXP DET 4 | ■ D1-18 [4] | |
| | TEST E | 20 D1-20 [4] | |
| | SPLIT BIT I OUT | 21 D1-21[6] | |
| • | PREEMPT 3 ACTIVE | 22 D1-22[6] | |
| | | 24 D1-24[6] | |
| | CYCLE BIT 1 IN | 25 D1-25 [4] | |
|] | CORD FREE N | $\frac{26}{27}$ D1-27[6] | |
| | NIC SPECIAL FUNC 1 | 26 D1-28[6] | |
| | CYCLE BIT 3 OUT | | |
| | EXP DET 5 | 31 D1-31 [4] | |
| | PREEMPT 2 ACTIVE | 32 D1-32[6] | |
| | OFFSET BIT 1 OUT | 34 D1-34[6] | |
| 1 | CYCLE BIT 2 IN | 35 D1-35 [4] | |
| • | OFFSET BIT 3 IN | <u>36 D1-36 L4J</u> | |
| | TEST D | 38 D1-38 [4] | |
| | EXP DET B | <u>39 D1-39 [4]</u> | |
| | EXP DET 7 | | |
| | DFFSET BIT 2 OUT | 42 D1-42[6] | |
| | CYCLE BIT 1 OUT | 43 D1-43[6] | |
| | CYCLE BIT 2 OUT SPARE 5 | 45 D1-45[6] | |
| | SPLIT BIT 2 DUT | 46 D1-46[6] | |
| | EXP DET 2 | 48 D1-48[6] | |
| | PREEMPT 2 CALL | 49 D1-49 [4] | |
| | PREEMPT 3 CALL | 50 U = 50 [4] | |
| 1 | SPARE 6 SPARE 7 | 52 D1-52[6] | |
| 1 | SYNC | 53 D1-53 [6] | |
| | SPARE B | 50 D1-55 [4] | |
| | PREEMPT & CALL | 38 D1-56 [4] | |
| | PREEMPT 1 CALL | 58 D1-58 [4] | |
| | PREENPT CNU INTERLOCK | 59 D1-59[6] | |
| | RENDTE FLASH IN | | |
| 1 | PREEMPT 6 CALL | <u>62</u> | |
| | | 03 | |

| J3 | |
|----------------------------|---------------|
| | 1 C1-A[5] |
| STATUS BIT A (RING 2) A | 2 C1-B[5] |
| | 3 C1-C[5] |
| | 4 G1-D[5] > |
| | 5 G1-E[5] |
| | 6 C1-F[5] |
| SPI RED F | 7 C1-G[5] |
| | 8 C1-H[5] |
| | 9 C1-J[6] |
| JOS FELLOW J | 10 C1-K[6] |
| SOD PED CLEAR K | 11 C1-L[6] |
| 05 DON'T WALK L | 12 G1-ME51 |
| DE PHASE NEXT N | 13 C1-NE51 |
| 105 PHASE UN N | 14 C1-P [3] |
| VEHICLE DETECTOR 5 P | 15 C1-R [3] |
| PED DETECTOR 5 R | 18 01-5 [3] |
| VEHICLE DETECTOR 6 S | 17 C1-T [3] |
| PED DETECTOR B 1 | 10 C1-U [3] |
| PED DETECTOR 7 U | 18 C1-V [3] |
| VEHICLE DETECTOR 7 V | 20 C1-W [3] |
| PED DETECTOR & W | 71 C1-X [4] |
| TO B HOLD OFF X | 22 F1-Y 3 |
| FORCE-DFF (RING 2) Y | 23 [1-7 [3] |
| STOP TIME (RING Z) Z | 24 C1-/A[3] |
| NHEIT NAX TERM(RNB Z) /A | 25 C1-/B [3] |
| TEST C /B | 25 C1-/C(51 |
| BTATUS BIT C (RINC 2) /C | 27 [1-/0[6] |
| ØB VALK /D | 28 C1-/F[6] |
| Ø8 YELLOW /E | 29 C1-/F[5] |
| Ø7 GREEN /F | 30 C1-/C[6] |
| ØG GREEN /G | 31 C1-/H[61 |
| Ø YELLOW /H | 37 C1_//[61 |
| Ø5 BREEN /I | |
| Ø5 VALK /J | 34 C1-/K[5] |
| Ø5 CHECK /K | 35 C1-/ M [4] |
| Ø5 HOLD /N | 36 C1- /N [4] |
| Ø5 PHASE DMIT /N | 37 C1- /P [4] |
| Ø6 HOLD /P | |
| Ø6 PHASE DMIT /Q | |
| Ø7 PHASE DWIT /R | |
| ØB PHASE ONIT /S | |
| VEHICLE DETECTOR B /T | |
| RED REST NODE (RING 2) /U | 43 C1 /V [4] |
| ONIT RED CLEAR (RING 2) /V | 44 C1_/W[6] |
| Ø8 PED CLEAR /W | 45 C1-/YIG1 |
| ØB GREEN /X | |
| \$7 DON'T WALK /Y | 47 C1-/7[6] |
| SE DON'T WALK /Z | |
| Ø6 PED CLEAR AA | |
| Ø 5 CHECK BB | 50 01-00[61 |
| Ø B PHASE ON CC | |
| Ø6 PHASE NEXT DD | 52 C1-FF [4] |
| Ø7 HOLD EE | 53 C1-EE[6] |
| ØB CHECK FF | |
| Ø8 PHASE DN GG | |
| ØB PHASE NEXT HH | |
| Ø7 VALK JJ | |
| Ø7 PED CLEAR KK | |
| ØB WALK LL | |
| Ø7 CHECK UN | |
| Ø7 PHASE ON NN | |
| Ø7 PHASE NEXT PP | |
| | 67 |
| CASE | 02 |
| CONIDOG | |
| CON625 | |
| | |
| | FOND |
| | LOND |

| JZ | | |
|---------------------------|----------|-----------------------------|
| AT DUASE NEXT | | B1-A[5] |
| | 21 | <u> 2 B1−B[3]</u> → √ |
| AT PHASE NEXT | 2 | <u>3 B1-C(5)</u> |
| A 3 CREEN | ÷1 | + B1-D[5] > |
| A T VELLOW | 2 | 5 B1-E[5] |
| V3 YELLOW | 51 | 6 B1-F(5) |
| Ø3 RED | 51 | 7 81-6(5) |
| Ø4 RED | 6 | B B1-H[51 |
| Ø4 PED CLEAR | н | 9 B1-J151 |
| Ø4 DDN'T WALK | 1 | |
| Ø + CHECK | K | |
| VEHICLE DETECTOR 4 | L | |
| PED DETECTOR 4 | M | |
| VEHICLE DETECTOR 3 | N | 13 BI-N [3] |
| PED DETECTOR 3 | P | |
| Ø3 PHASE ONIT | R | 15 B1-R [3] |
| 07 PHASE DAIT | 9 | <u>16 B1-S [3]</u> |
| AS PER OUT | 71 | 17 B1-T [3] |
| A I PHASE ONIT | άl | 18 B1-U [3] |
| NEN DECKIN E TONID 4 | 5 | IB B1−V [3] → |
| PED RECTULE (KINB 2) | <u>×</u> | 20 B1-W [3] |
| PREEMPT 4 DETECTOR | M | 21 B1-X [3] |
| PREEMPT 5 DETECTOR | X | 22 B1-Y[5] |
| Ø J WALK | Y | 23 B1-7[5] |
| Ø3 PED CLEAR | Z | 24 B1-/B[51 |
| Ø3 DONTVALK / | A | 25 B1-/A[5] |
| Ø4 GREEN / | 8 | |
| Ø4 YELLOW / | C | N7 R1-/0(51 |
| Ø 4 WALK / | D | |
| Ø 4 PHASE ON / | Έ | |
| 04 PHASE NEXT / | F | 20 01-/151 |
| Ø 4 PHASE ONIT / | G | $\frac{30}{31}$ B1-/G(3) |
| | 'n. | $3I B1 - /HI3I \rightarrow$ |
| | 11 | 32 B1 - / [3] - < |
| A 3 RED DAT | 11 | 33 B1-/J[3] |
| | 2 | 34 B1-/K[3] |
| | 21 | 35 B1-/M[3] |
| Ø / FEL DMIT / | M | 36 B1-/N [3] |
| Ø 8 PED DMIT / | N | 37 B1-/P[5] |
| OVERLAP A YELLOW / | 21 | 38 B1-/0[51 |
| OVERLAP A RED / | 9 | 39 B1-78[51 |
| Ø 3 CHECK / | R | |
| ØJ PHASE ON / | S | |
| Ø3 PHASE NEXT / | T | |
| OVERLAP D RED / | 'U | |
| PREENPT & DETECTOR / | v | 43 BI-/VL31 |
| OVERLAP D GREEN / | W | 44 BI-/WL3J |
| Ø 4 PED ONIT / | x | 45 BI-/X [3] |
| FREE (NO CORD) / | Y | 48 B1-/Y[3] |
| MAX II BELECTION (RINC 2) | 7 | 47 191-/2131-5 |
| OVERIAR A CREEN A | 2 | 48 B1-AA[5] |
| AVERIAR R VELLOW R | | +8 81-88(5) |
| OVERLAP B TELLOW B | | 50 B1-CC[5] |
| UVERLAP B RED C | 5 | 51 B1-DD[5] |
| GVERLAP C RED D | ושי | 52 B1-EE[5] |
| UVERLAP D YELLOW E | E | 53 B1-FFI51 |
| OVERLAP C GRREN F | F | 84 B1-GG[5] |
| OVERLAP B GREEN G | G | |
| OVERLAP & YELLOW H | HH | |
| | | |
| CAS | E | 20 |
| | | |
| CON55G | | |
| | | |
| | | 5010 |
| | | EGND |

| JI | |
|-----------------------------|------------------|
| FAULT MONITOR A | 1 FAULT MON |
| +24 VOC EXTERNAL ->B | 3 CVM[7] |
| VOLTAGE MONITOR C | + A1-D[5] |
| | 5 A1-E[5] |
| Ø2 RED F | 8 A1-F[5] |
| \$2 DON'T WALK G | |
| Ø2 PED CLEAR H | |
| ØZ WALK J | 10 A1-K[3] |
| VEHICLE DETECTOR 2 K | □ A1-L [3] |
| | 12 A1-M[3] |
| STOP TINE (RING I) N | 13 A1-N[3] |
| INHIBIT MAX TERN (RING 1) P | 14 A1-P[3] |
| EXTERNAL START R | |
| NTERVAL ADVANCE S | |
| INDIGATOR LANP CONTROL T | NEUT [2] |
| CHASSIS GROUND V | 9 |
| | 20 FGND[2] |
| FLASHING LOGIC CUT X | |
| STATUS BIT C (RING 1) Y | 22 AI-TISI |
| Ø1 YELLOW Z | 24 A1-/A[5] |
| Ø1 PED CLEAR /A | 25 A1-/BL51 |
| d 2 CREEN /C | 20 A1-/0151 |
| Ø 2 CHECK /D | 27 A1-/D[5] |
| Ø2 PHASE ON /E | |
| VEHICLE DETECTOR 1 /F | 30 A1-/F LJJ |
| PED DETECTOR 1/G | 31 A1-/H [3] |
| Ø1 HOLD /H | 32 A1-/1[3] |
| FYT NIN RECALL / | 33 A1-/J [3] |
| MANUAL CONTROL ENABLE /K | 34 A1 - / K [3] |
| CALL TO NON ACTUATED /M | 35 A = / M |
| TEST A /N | 37 LINE [2] |
| AC+ (CONTROL) /P | 38 A1-/0[3] |
| | 39 A1-/R[5] |
| Ø1 GREEN /S | 40 A1-/5[5] |
| Ø 1 WALK /T | |
| Ø1 CHECK /U | 43 A1-/V[3] |
| 2 PED DWIT /V | 44 A1-/W [3] |
| DAT ALL RED GLEAN (RING D/W | 45 A1-/X [3] |
| I/O NODE BIT B /Y | 48 A1-/Y [3] |
| CALL TO NON ACTUATED II /Z | 47 A1 - 7 [3] |
| TEST B AA | 48 A - AA LJJ |
| WALK REST MODIFIER BB | 50 A1-CC[51 |
| STATUS BIT A (RING 1) CC | 51 A1-DD[5] |
| Ø1 PED OMT FE | 52 A1-EE [3] |
| PED RECYCLE (RING 1) FF | 53 A1-FF [3] |
| MAX I SELECTION (RING 1) GG | |
| I/D NODE BIT C HH | |
| CASE | 56 |
| CDN55G | |
| | יליז רלי |
| | EGND EGND |

6

D

С

В

Α

4

EGND

C0N63



6

2

3

U5 R1 🔺 +24VE VCC5V U1 VCC5V 16 2 CLK 1 CLK 10 SH/LD 9 SIN 9 SOUT 7 /SOUT 15 INH B GND 20 19 18 18 VCC CLK 12 [3,7] MCLK_5V1 A1-K [2] [3,7]MCLK_5V1 [3,4,7] SH/LD_5V A1-K [2] A1-L [2] A1-N [2] A1-P [2] A1-P [2] A1-S [2] A1-S [2] A1-T [2] A1-T [2] 14 3 4 5 SH/LD 0 9 50UT 7 15 15 10 6 0 0 0 0 0 [7] MISO_3V D 4 15 14 G 6 13 74HC165 ∇ 74HC165 11 \bigtriangledown 0 Ó Ó TP1 Ó TP7 **TP45** DGND 0 Ó TP9 DGND 32876P1 TP37 0 TP3 TP5 0 \bigtriangledown DGND 0 Ó Ò 0 0 **TP38** TPZ TP4 TP6 TP8 UБ R2 📥 +24VE VCC5V U2
 KZ
 20

 2
 DUT1 +24V
 19

 3
 OUT2
 IN1

 4
 OUT3
 IN2
 17

 5
 OUT4
 IN3
 16

 6
 OUT5
 IN4
 15

 7
 OUT6
 IN5
 14

 8
 OUT7
 IN6
 13

 9
 OUT8
 IN7
 12

 10
 GND
 NC2
 11
 VCC5V 16 2 VCC 1 CLK 10 SH/LD 9 SOUT 7 /SOUT 15 INH 8 CND VCC GLK SH/LD A1-/G [2] A1-/I [2] A1-/J [2] A1-/K[2] A1-/K[2] A1-/M[2] A1-/M[2] A1-/W[2] A1-/W[2] A1-/X[2] [3,7] MCLK_5V1 [3,7] MCLK_5V1 [3,4,7] SH/LD_5V 14 14 7 4 5 6 14 SIN 9 SOUT 7 SOUT 7 / SOUT 15 INH 4 G TP18 GND С 0 74HC165 ∇ \bigtriangledown 74HC165 Ó Ó 0 DGND Ó 0 0 DGND 32876P1 TP46 **TP10 TP16 TP12 TP14** \bigtriangledown TP54 () DGND 0 Ó 0 Ó Ó **TP47 TP11 TP17 TP13** TP15 VCC5V U7 R3 1 0UT1 +24V 3 0UT2 IN1 19 4 0UT3 IN2 17 5 0UT4 IN3 16 6 0UT5 IN4 IN3 16 7 0UT6 IN5 14 B 0UT7 IN6 13 9 NC1 IN8 10 GND NC2 3 2876P1 **R3** +24VE U3 VCC5V 16 2 CLK 1 SH/LD 9 SIN 7 SOUT 7 SOUT 15 INH B GND Z VCC CLK 1 SH/LD 9 SN 9 SOUT 12 13 14 5 4 5 6 A1-/Q[2] A1-/Y[2] A1-HH [2] A1-AL[2] A1-AL[2] A1-AB[2] A1-AB[2] A1-AG[2] [3,7] MCLK_5V1 [3,7] MCLK_5V1 SIN SOUT 7 SOUT 15 INH B GND G 74HC165 \bigtriangledown 74HC165 \bigtriangledown В 0 Ò 0 0 DGND 0 32876P1 ТРБ3 DGND TP55 **TP57** TP27 0 TP19 TP21 TP23 TP25 0 О тр56 Ó Ó Q Ó TP20 TP22 TP24 **TP26** VCC5VA U8 🔺 +24VE R4 U4 VCC5V 16 2 CLK 1 SH/LD 9 SIN 7 SOUT 7 /SOUT 15 NH 8 GND E VCC 2 CLK 1 SH/LD A1-M [2] A1-/H[2] A1-/V[2] A1-EE [2] B1-R [2] B1-R [2] B1-T [2] B1-U [2] [3,7] MCLK_5V1 [3,7] MCLK_5V1 14 14 3 4 F C 14 3 4 5 74HC165 \checkmark \bigtriangledown 74HC165 Ó 0 0 DGND Ó 0 Ó 32876P1 DGND ТРБ4 **TP66** TP28 TP30 **TP32 TP34** \bigtriangledown Α DGND Ó Ó Ó 0 0 TP65 TP29 TP31 ТРЗЗ TP35 трзб О тр72 О SUNT1 [4] APP: JARRID GROSS











TPIC6B595

- IORTN

OTP12B

Α



-_____B1-C

[2] В1-К

[2]



U23

TPIC6B595

U24

1 NC1 20 NC2 2 VCC

U25

TPIC6B595

U26

3 SIN DRNS 18 SOUT DRN7 9 /G GND1 19 DGND GND2

TPIC6B595

DRNO DRN1 DRN2

5

6

VCC5VA

VCC5VA

VCC5VA

VCC5VA

[5,6,7] OUT_EN_5V

OTP136

 B
 VCE
 DRN2

 B
 /CLR
 DRN3

 C6,7]MCLK_5V4
 13
 SRCK
 DRN4

 15.6,7]OUT_LD_5V
 12
 RCK
 DRN5

 18
 SIN
 DRN5

 19
 GND
 GND

QTP133

QTP134

QTP135

D

С

В

А





APP: JARRID GROS\$

| 1 | |
|---|--|
| | |



D

С

В

Α

- IORTN



- IORTN



| SHEET: | 6 | OF | 7 | ₿ | 100-1008-601 | NC |
|--------|---|----|---|---|--------------|----|



D

С

В

A

| 6 | 5 | 4 | 3 | 2 |
|---|---|---|---|---|

| DR: Hasmukh Patel | 02–29–04 |
|-------------------|----------|
| CHK: M. CHU | 08–01–05 |
| ENG: Jarrid GROSS | 04-23-05 |
| APP: Gary Duncan | 8/19/05 |

| > | | |
|--------------|---------------------------|--|
| | | |
| APPROVED: | DATE: | |
| Jarrid Gross | 04-23-05 | |
| | | |
| | | |
| | | 1 D |
| _ | APPROVED: Jarrid Gross | APPROVED: DATE: Jarrid Gross 04-23-05 |

С

B















APP: Jarrid Gross

SHEET: 6 OF 6

100-1032-601

NC





| | 6 | 5 | 4 | 3 | 2 | 2 | 1 | | | |
|----|-----------|---|------------------|-----------------------|--|---------------------------------------|--|-----------------------------|---------|---|
| ſ | | | | | | | REVISION RECORD | | | l |
| | | | | | | LTR D | ESCRIPTION ECO NO | . APPROVED: | DATE: | |
| | | | | | _ | NC INTIAL RELI | EASE 22368 | J. ROSE 04 | 4-26-07 | |
| | | | | | | A SEE ECO | 22628 | J. ROSE 12 | 2-05-07 | |
| пΙ | r | | | | | B SEE ECO | 22851 | J. ROSE U: | 5-06-08 | |
| | | <mark>Main Bo</mark> a Jumper Config | rd urations | | | | | | | |
| | FS | SK 25-Pin | RS-232 25-Pin | | | | | 7 | | |
| | | | | | Daught Jumper Co | <mark>er Board</mark> onfiguratior | IS | | | |
| С | | | | 25-Pin Co Jumper C | <mark>onnector Boar</mark> Configurations | d 9—Pin (Jumpe | Connector Board r Configurations | | | С |
| | JP9 JP8 J | | JP9 JP8 JP11 JP1 | FSK | RS232 | FSK | RS232 | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | Р 7 1 | <u>с</u> С С | - C 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | | |
| | | | | | | ر د [| ר ר | 1 | | |
| | FS | SK 9-Pin | RS-232 9-Pin | | | | | | | _ |
| В | | | | | | | | 1 | | В |
| | JP4 OO | | | | | | | 1 | | |
| | | | | L | | | | | | |
| | | | | | | | | | | |
| A | | | | | ■ECC | DNOLI | 3360 E. LA ANAHEIM, CAL | PALMA AVE. IFORNIA 92806 | | Α |
| | i | | | DRW: S. | . LUU 04–23 | 5-07 | SCHEMATI | C, | | |
| | | | | CHK: J. | SHIELD 04-23 | ASC | /3 TELEMETRY | MAIN PO | СВ | |
| | | | | ENG: J. | . ROSE 04-23 | 3-07 | SIZE DWG N | 0. | REV | |
| | | | | APP: G. | DUNCAN 04-24 | 4-07 SHEET: | 1 OF 6 B ⁻ | 100–1093–601 | 1 B | 1 |



| 6 | 5 | 4 | 3 | 2 |
|---|---|---|---|---|
| | | | | |







| | 6 | 5 | 4 | 3 | | 2 |
|---|---|--------------------|--|-----------------------|-------------------------------|----------------------|
| | FROM 25 Pin and 9 Pin DB CONNECTOR From Host Interface connector | | | | | terfac |
| D | +24VI V | vcc3v | [3] SYS_DET_C2 J2-24 SYS_DET | c2 | | |
| | • | J2-38 VCC3V | [3] TLM_SPARE_1 J2-2 [3] SYS_DET_A2 J2-25 SYS_DET | 23 TLM_SPARE_1 | J4-5 | |
| | | J2-12 VCC3V | 3] EXT_ADDR_EN J2-2 | 26 EXT_ADDR_EN | J4-7 | ^{در} 4 |
| | [3] MODEM_CTS | J2-30 CTS | [3] MAINT_REQ J2-2 | _A1 21 MAINT_REQ | J4—11 ТСК J4—13 ЕМИО | J4 |
| | [3,6] MODEM_TX | J2_32 RX | [3] SYS_DET_C1 J2-22 SYS_DET [3] ALARM_1 J2-2 | 20 ALARM_1 | | |
| с | | J2-28 +24VI | [3] SYS_DET_B1 J2-19 SYS_DET | B1 8 LOCAL_FLASH | | |

[3] TLM_SPARE_2 _____ J2-17 | TLM_SPARE_2

[3] SYS_DET_D1 _____ J2-15 | SYS_DET_D1

[3] SYS_DET_D2 _____ J2-13 | SYS_DET_D2

[3] SPC_FUNC_1 _____ J2-11 SPC_FUNC_1

[3] CONFLICT_FLASH ______ J2-14 CONFLICT_FLASH

[3] ALARM_2

[3] SPC_FUNC_2 _____ J2-9 SPC_FUNC_2

[3] SYS_DET_B2

______ J2-16 SYS_DET_B2



В

Α

VCC3V

DGND











7. APPENDIX B: ASSEMBLY DRAWINGS

Appendix Contents

ASC/3 Unit Assembly (Drawing 100-0000-501, -502, -510, -511, Sheets 1-3) Front Panel Assembly (Drawing 100-1030-501and -502, Sheets 1-2) Ethernet Module Assembly (Drawing 100-1006-501) Data Module Kit Assembly (Drawing 100-1007-501) Assy, PCB, Telemetry, Main, ASC/3 (Drawing 100-1032-5xx, Sheets 1-2) Assy, ASC/3, Telemetry Module (Drawing 100-1084-5xx, Sheets 1-3) TS2-1 Power Cable Assembly (Drawing 100-1020-501) TS2-2 Cable Assembly (Drawing 100-1019-501) ASC/3 TS2 Type 2 I/F assembly (Drawing 100-1008-501) Assy, PCB, FIO Interface, ASC/3 (Drawing 100-119-501) This page is left blank intentionally.













| 2 | |
|---|--|
| | |
| | |

- BEND THE .25 LONG LEADS OF RIBBON CABLE (ITEM 3) AS SHOWN, & SOLDER TO RECEPTACLE (ITEM 1). 1.
- **IDENTIFY PER ECONOLITE MFG PROCEDURE 33552.** 2.

NOTES: (UNLESS OTHERWISE SPECIFIED)

В

Α



CABLE BENDING DETAIL



| 1 | | | | | | | | | |
|---|------|----------------|--------|----------|--------------|---------------|-----------|--------|---|
| | | | | REVISI | ONS | | | | |
| | REV. | BY | v. | E.C.O. N | UMBER | | DATE | APPRD | |
| | NC | MC | 21287 | | | | 9-29-04 | J.G. | |
| | | | | | | | | | B |
| | | ASS | SY, DA | IA MOD | ULE KII, | ASC/3 | | 3 | |
| | Э. | D. DESCRIPTION | | | | | | | |
| | | 8-26- | 04 | | CON | | FE | | |
| _ | | 8-26- | 04 | 3360 E. | La PALMA, | ANAHEIM, C | A. 92806 | | |
| | | 9-17-0 | | V22A | | | | | |
| | | 9-17- | 04 | A331, | | VIUDUL 2/3 | .C, NII | | |
| | | 9-17- | | | ASC | J/ J | | | |
| | | | SIZE | | DRAWING NO | | v | REV. | |
| | | | -B | | CAD FILE: | UU7-5X | X | NC | |
| | | | JUAL | ~ 2:1 | 100-1007-5YX | SIDDBW | Sheet | 1 OF 1 | |



| знеет Јој Х | | 1 | _ |
|----------------------------------|---------------------|----------------------------|---|
| ISIONS | | | |
| | J. GROSS | E.O. NO. | |
| THE SAME AS REV. 1 | 8-17-05 | 21330 | |
| | J. RUSE 12-19-05 | 21805 | |
| | J. ROSE | 21817 | |
| | 12 20 00 | | D |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | С |
| | | | U |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| 501 9 | SHOV | VN | |
| | | V I N | |
| | | | R |
| | | / - | D |
| EIRY, MAIN, 9 | PIN, ASC/ | 5 | |
| CRIPTION | PIN, ASC | / 3 | |
| | 3360 F | | |
| SLUNULIIE ONTROL PRODUCTS. IN | NC. ANAHEIM, CAL | LA FALMA LIFORNIA 92806 | |
| | | | |
| | | | |
| SY. PCB. T | ELEME | TRY. | |
| | ~ 17 | | |
| MAIN, AS | 50/3 | | А |
| | | | |
| | | | |
| SIZE DRAWING NO. | | REV | |
| $ \mathbf{B} _{100-}$ | 1032 - 5 | x B | |
| | | | |






Ą





| WIRE LIST (ALL WIRE ARE 18 AWG) | | | | | | | | |
|-----------------------------------|---------------|----------------|------|-------------|---------------------------------|--|--|--|
| PS1 PIN# | WIRE COLOR | WIRE LENGTH | FUSE | GND RING | "A" CONN JX1 PIN# / FUNCTION | | | |
| 1 | BLK | 14" | T-2 | | | | | |
| 2 | WHT | 12" | | | A / NEUTRAL | | | |
| 3 | GRN | 12" | | GND | | | | |
| 5 | GRY | 12" | | | G / FGND | | | |
| 7 | ORG | 12" | | | F /FAULTMON | | | |
| | BLK | 4" | T-1 | | C / LINE | | | |
| | GRN | 4" | | GND | H /EARTH | | | |

| V | | | | | | REVIS | IONS | | | 1 |
|---|---|--------------------|-----------|----------------------|-----------------|------------|----------------------------------|-------------------------------|--------|---|
| | | | REV. | BY | | E.C.O. N | UMBER | DATE | APPRD | 1 |
| | | | NC | MC S | EE EC | 0 # 20998 | 3 | 4-2-04 | JG |] |
| | | | A | MC S | EE EC | CO # 21059 | 9 | 5-4-04 | JG | 1 |
| BLK 14" GRN BLK 4" 4 "A" CONNECT | 112" 8 2 PL 13 3 TO FUSE T2 (SIDE GRN 4" TO FUSE T1 (CE FOR | e terminal) GND | F NAL) | 8 4 3 2 21 BAC | 5 1 :K VI | | ECTOR BACK V | -PIN H PIN A TEW | | B |
| | | | | 0014 | | | | | | - |
| | | 501 | A | SSY, C | ABL | E, POWE | -R, TS2-1 | | | ļ |
| | <u></u> | DASH # | | DESCF | RIPTI | ON | | | | |
| | UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES | M. CHU | | 12-29-03 | _ | | CONOLI | TE | | |
| | DEBURR AND BREAK ALL SHARP EDGES PART MUST BE FREE OF ANY FOREIGN CONTAMINANTS | M. CHU | | 12-29-03 | | 3360 E. | La PALMA, ANAHEIM, | CA. 92806 | | 4 |
| | TOLERANCE | R. MCLENDON | | 1-8-04 | TITLE | | ACCV CADIE | | | |
| | DECIMAL: XX ± .05 XXX ± .015 | J. GROSS | | 1-8-04 | | | ASST, CABLE, | | | |
| | ANGULAR: ± 0°30 This drawing is the property of ECONOLITE CONTROL PRODUCTS who claims proprietary rights in the material | J. GROSS | | 4-2-04 | _ | | POWER, 152-1 | | | |
| | disclosed. It is issued in confidence for engineering information only and may not be copied or used for manufacture on anything shown without specific written | MATERIAL | | | SIZE | CAGE CODE | DRAWING NO. | | REV. | - |
| MODEL FILE: | permission from ECONOLITE CONTROL PRODUCTS. | FINISH | | | B | OFEW7 | 100-1020-5> | (X | Α | |
| cableassy_pwr ts2.SLDPRT | DO NOT SCALE DRAWING | | | | SCAL | E: 1:2 | CAD FILE: 100-1020-5XX.SLDDRW | Shee | 1 OF 1 | |
| | | 16 | | | | | | | | |

Α



B

A

4

| | 1 | |
|---|----------------|--------|
| | REVISIONS | |
| | E.C.O. NUMBER | DATE |
| С | SEE ECO# 20998 | 4-2-04 |
| С | SEE ECO# 21237 | 8-9-04 |
| | | |

J1/J2 BACK VIEW

| С | ASS | SY, C | ABLE, T | S2-2 | | |
|---|----------|-----------|--------------------|----------------------------------|---------|------|
| V | DE | SCR | IPTION | | | |
| | 12-29-03 | | ₩E | CONOLITI | Ξ | |
| | 12-29-03 | | 3360 E. | La PALMA, ANAHEIM, CA. | 92806 | |
| | 1-6-04 | TITLE | | | | |
| | 1-6-04 | | | ASSY, CABLE, | | |
| | | | | TS2-2 | | |
| | | size B | cage code OFEW7 | DRAWING NO. 100-1019-5XX | - | REV. |
| | | SCALI | ^{2:} 1:2 | CAD FILE: 100-1019-5XX.SLDDRW | Sheet 1 | OF 1 |

B

A

APPRD

JG

JG



| | -1 |
|--|-------------------------|
| R_V 20%C EFSCNPTION AMPC/DATE C.C. NO. NC INITIAL RELEASE - REV. NC IS THE SAME AS REV. 2 7-27-04 21200 A SEE ECO 3-6055 21436 B STF FCO 3-6055 21486 C STF FCO 4-20-05 21542 | |
| RFF. AT F1 & F2 | D |
| | |
| 2 PLACES 28 AT F1 & F2 REF. 29 REF. 29 REF. F1 & F2 | |
| | С |
| $1 \bigoplus_{\substack{\bullet \bullet \\ \bullet \bullet \\ I12 \xrightarrow{32(12)}$ | |
| 9 DETAIL B SCALE 4:1 | В |
| | |
| 3 PL 16 A A | 3-5XX |
| INSTALL AT: JP1,JP3,JP6 | рялинис но. 100-1008 |
| SCALF 4:1 | or 1 5121 |
| ASSY., PCB, ASC/3 TS2 TYPE 2 CONNECTOR BD. | (cr 1 |
| H NO. DESCRIPTION | |
| LERANCES S OTHERWISE PECCILD PECCILD | А |
| ALS ARCES 109911 3.005 2 30' FEALT PRAVINC DEPER PROVID DEPER PROVID 0FEG RICS 5-24-04 ASSY., PCB, ASC/3 TS2 TYPE 2 CONNECTOR BOARD APPROVED T, RAAMOT 7-19-04 | |
| 2.000001 SCALE 1.01 SCALE 1.01 SHITT 1 OF 1 D 100-1008-5XX C | |
| 2 1 | |



8. APPENDIX C: INTERFACE CONNECTOR PIN LISTS

| CONNECTOR A 55 Pin (Plug) Type #22-55P PIN FUNCTION I/O | | | CON 55 F PIN | NECTOR B Pin (Socket) Type #22-55S FUNCTION | 1/0 | CON 61 P PIN | INECTOR C Vin (Socket) Type #24-61S FUNCTION | <u>1/0</u> |
|---|-----------------------------------|------------|--------------------|---|----------------|--------------------|--|------------|
| 7 | Foult Monitor | [0] | 7 | ml Phago Nort | [0] | 7 | Ctatue Dit A (Disc 2) | [0] |
| R | +24 VDC External | [0] | A B | φi Phase Next Preempt 2 Detector | [U] [T] | R | Status Bit B (Ring 2) | [0] |
| C | Voltage Monitor | [0] | C | o2 Phase Next [0] | [±] | C | 08 Don't Walk | [0] |
| D | ol Red | [0] | D | φ3 Green [0] | | D | 08 Red | [0] |
| E | φ1 Don't Walk | [0] | E | φ3 Yellow [0] | | E | φ7 Yellow | [0] |
| F | φ2 Red | [0] | F | φ3 Red [0] | | F | φ7 Red | [0] |
| G | φ2 Don't Walk | [0] | G | φ4 Red [0] | | G | φ6 Red | [0] |
| Н | φ2 Ped Clear | [0] | Н | φ4 Ped Clear | [0] | Н | φ5 Red | [0] |
| J | φ2 Walk | [0] | J | φ4 Don't Walk | [0] | J | φ5 Yellow | [0] |
| K | Vehicle Detector 2 | [I] | K | φ4 Check | [0] | K | φ5 Ped Clear | [0] |
| L | Ped Detector 2 | [I] | L | Vehicle Detector 4 | [I] | L | φ5 Don't Walk | [0] |
| M | φ2 Hold | [1] | M | Ped Detector 4 | [1] | M | φ5 Phase Next | [0] |
| N | Stop Time (Ring I) | [⊥] [⊤] | N | Venicle Detector 3 | [_] [_] | N | φ5 Phase On Webjale Detector F | [0] |
| P | External Start | [⊥] [⊤] | P D | ng Phase Omit | [⊥] [⊤] | P | Ped Detector 5 | [⊥] [⊤] |
| R R | Interval Advance | [⊥] [⊤] | R R | w2 Phase Omit | [⊥] [⊤] | R | Vehicle Detector 6 | [⊥] [⊤] |
| Т | Indicator Lamp Control | [T] | Т | w5 Ped Omit | [T] | т | Ped Detector 6 | [T] |
| U | AC-Common | [I] | U | φ1 Phase Omit | [I] | Ū | Ped Detector 7 | [I] |
| V | Chassis Ground | [I] | V | Ped Recycle(Ring 2) | [I] | V | Vehicle Detector 7 | [I] |
| W | Logic Ground | [0] | W | Preempt 4 Detector | [I] | W | Ped Detector 8 | [I] |
| Х | Flashing Logic Out | [0] | Х | Preempt 5 Detector | [I] | Х | φ8 Hold Off | [I] |
| Y | Status Bit C (Ring1) | [0] | Y | φ3 Walk | [0] | Y | Force-Off (Ring 2) | [I] |
| Ζ | φ1 Yellow | [0] | Ζ | φ3 Ped Clear | [0] | Z | Stop Time (Ring 2) | [I] |
| а | φ1 Ped Clear | [0] | a | φ3 Don't Walk | [0] | a | Inhibit Max Term (Ring 2) | [I] |
| b | φ2 Yellow | [0] | b | φ4 Green | [0] | b | Test C | [I] |
| С | φ2 Green | [0] | С | φ4 Yellow | [0] | С | Status Bit C (Ring 2) | [0] |
| d | φ2 Check | [0] | d | φ4 Walk | [0] | d | φ8 Walk | [0] |
| e f | φ2 Phase On Webigle Detector 1 | [0] | e f | φ4 Phase On | [0] | e f | φ8 Yellow α7 Creen | [0] |
| | Ped Detector 1 | [⊥] [⊤] | T C | of Phase Omit | []] | T C | φ/ Green | [0] |
| h | ml Hold | ι [Τ] | h | 04 Hold | [T] | y h | w6 Yellow | [0] |
| i | Force-Off (Bing 1) | [T] | i | w3 Hold | [T] | i | 05 Green | [0] |
| i | Ext Min Recall | [I] | i | φ3 Ped Omit [I] | [-] | i | φ5 Walk | [0] |
| k | Manual Control Enable | [I] | k | φ6 Ped Omit | [I] | k | φ5 Check | [0] |
| m | Call To Non Actuate I | [I] | m | φ7 Ped Omit | [I] | m | φ5 Hold | [I] |
| n | Test A | [I] | n | φ8 Ped Omit | [I] | n | φ5 Phase Omit | [I] |
| р | AC+ (Control) | [I] | р | Overlap A Yellow | [0] | р | φ6 Hold | [I] |
| q | I/O Mode Bit A | [I] | q | Overlap A Red [O] | | q | φ6 Phase Omit | [I] |
| r | Status Bit B (Ring 1) | [0] | r | φ3 Check | [0] | r | φ7 Phase Omit | [I] |
| S | φl Green | [0] | S | φ3 Phase On | [0] | S | φ8 Phase Omit | [I] |
| t | φl Walk | [0] | t | φ3 Phase Next | [0] | t | Vehicle Detector 8 | |
| u T | φ1 CHECK w2 Rod Omit | [0] | u | Diversap D Red Broompt 6 Detector | [U] [T] | u | Omit Red Clear (Ring 2) | [⊥] [⊤] |
| V 147 | Omit AllRed Clr(Ring1) | [⊥] [⊤] | V W | Overlap D Green | [] | V W | on Ped Clear | [1] |
| × | Red Rest (Ring 1) | ι [Τ] | v | 04 Ped Omit | [U] [T] | × | 08 Green | [0] |
| v | I/O Mode Bit B | []] | v | Free (No Coord) [1] | [1] | v | φσ dieen φ7 Don't Walk | [0] |
| Z | Call To Non Act II | [I] | Z | MaxII Select (Ring 2) | [I] | Z | φ6 Don't Walk | [0] |
| AAT | est B [I] | | AA | Overlap A Green | [0] | AA | φ6 Ped Clear | [0] |
| BBW | alk Rest Modifier [I] | | BB | Overlap B Yellow | [0] | BB | φ6 Check | [0] |
| CCS | tatus Bit A (Ring 1) | [0] | CC | Overlap B Red | [0] | CC | φ6 Phase On | [0] |
| DD¢ | 1 Phase On [O] | | DD | Overlap C Red | [0] | DD | φ6 Phase Next | [0] |
| EΕφ | 1 Ped Omit [I] | _ | ΕE | Overlap D Yellow | [0] | ΕE | φ7 Hold | [I] |
| FFF | ed Recycle (Ring 1) | [I] | FF | Overlap C Green | [0] | FF | φ8 Check | [0] |
| GGM | ax 11 Select (Ring 1) | [⊥] | GG | Overlap B Green | [0] | GG | φ8 Phase On | [0] |
| нні | IN MODE RIT C [1] | | нн | overiap c Yellow | [0] | HH | φσ rnase Next | |
| | | | | | | UU VV | ψ/ Waik 07 Ped Clear | [0] |
| | | | | | | LT. | w/ reu crear w6 Walk | [0] |
| | | | | | | MM | o7 Check | [0] |
| | | | | | | NN | φ7 Phase On | [0] |
| | | | | | | PP | φ7 Phase Next | [0] |

I/O MODE BITS (3 PER UNIT)

| Mode | | Bit S | tates |
|------|-----|-------|-------|
| # | А | в | C |
| 0 | OFF | OFF | OFF |
| 1 | ON | OFF | OFF |
| 2 | OFF | ON | OFF |
| 3 | ON | ON | OFF |
| 4 | OFF | OFF | ON |
| 5 | ON | OFF | ON |
| 6 | OFF | ON | ON |
| 7 | ON | ON | ON |

Voltage Levels: OFF = +24;

MODE 0 INPUT/OUTPUT FUNCTIONS

Phase 3 Phase Omit B-g Phase 4 Phase Omit C-n Phase 5 Phase Omit C-q Phase 6 Phase Omit C-r Phase 7 Phase Omit C-s Phase 8 Phase Omit A-EE Phase 1 Ped Omit

Phase 2 Ped Omit B-j Phase 3 Ped Omit B-x Phase 4 Ped Omit B-T Phase 5 Ped Omit B-k Phase 6 Ped Omit Phase 5 Ped Omit

Phase 1 Phase On A-e Phase 2 Phase On B-s Phase 3 Phase On B-e Phase 4 Phase On C-N Phase 5 Phase On C-CC Phase 6 Phase On C-NN Phase 7 Phase On C-GG Phase 8 Phase On

Phase 1 Phase Next B-C Phase 2 Phase Next B-t Phase 3 Phase Next

Phase 4 Phase Next C-M Phase 5 Phase Next C-DD Phase 6 Phase Next C-PP Phase 7 Phase Next C-HH Phase 8 Phase Next A-u Phase 1 Check A-d Phase 2 Check B-r Phase 3 Check B-K Phase 4 Check C-k Phase 5 Check

B-m Phase 7 Ped Omit B-n Phase 8 Ped Omit

Phase 1 Hold

Inputs:

A-h

B-R

A-v

Outputs: Pin Function

A-DD

B-A

B-f

Pin Function

A-M Phase 2 Hold B-i Phase 3 Hold B-h Phase 4 Hold Phase 4 Hold C-m Phase 5 Hold C-p Phase 6 Hold C-EE Phase 7 Hold C-X Phase 8 Hold B-U Phase 1 Phase Omit B-S Phase 2 Phase Omit

State

| Names | | | | | | | |
|-----------------------|--|--|--|--|--|--|--|
| TS 1 Compatible | | | | | | | |
| Hardwire Interconnect | | | | | | | |
| System Interface | | | | | | | |
| Reserved | | | | | | | |
| Reserved | | | | | | | |
| Reserved | | | | | | | |
| Manufacturer Specific | | | | | | | |
| Manufacturer Specific | | | | | | | |

$$ON = 0V$$

| MODE Input | 1 INPUT/OUTPUT FUNCTIONS |
|---|---|
| Pin | Function |
| <u>7 h</u> | Dreempt 1 |
| A-11 7 M | Preempt 2 |
| A-M | Preempt 3 |
| B-1 | Venicle Detector 9 |
| B-h | Vehicle Detector 10 |
| C-m | Vehicle Detector 13 |
| C-p | Vehicle Detector 14 |
| C-EE | Vehicle Detector 15 |
| C-X | Vehicle Detector 16 |
| B-U | Vehicle Detector 11 |
| B-S | Vehicle Detector 12 |
| B-R | Timing Plan C |
| B-g | Timing Plan D |
| C-n | Alternate Sequence A |
| C-q | Alternate Sequence B |
| C-r | Alternate Sequence C |
| C-s | Alternate Sequence D |
| A-EE | Dimming Enable |
| A-v | Automatic Flash |
| B-i | Timing Plan A |
| B-x | Timing Plan B |
| в-т | Offset 1 |
| B-k | Offset 2 |
| B-m | Offset 3 |
| B-n | TBC On Line |
| | |
| D 11 | ibo on hine |
| Outpu | ts: |
| Outpu <u>Pin</u> | ts: Function |
| Outpu <u>Pin</u> A-DD | Function Preempt 1 Status |
| Outpu <u>Pin</u> A-DD A-e | Ats: Function Preempt 1 Status Preempt 3 Status |
| Outpu Pin A-DD A-e B-s | ts: <u>Function</u> Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 |
| Outpu Pin A-DD A-e B-s B-e | ts: <u>Function</u> Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 |
| Outpu Pin A-DD A-e B-s B-e C-N | ts: <u>Function</u> Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC | The on Line Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN | The on Line Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG | ts: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-CG B-A B-C | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A B-C B-C B-C B-t | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A B-C B-t B-t B-t B-t | The on Line Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status |
| Outpu Pin A-DD A-e B-s C-N C-CC C-NN C-CC C-NN C-GG B-A B-C B-t B-f C-M | The on fine sts: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 |
| Outpu Pin A-DD A-e B-s C-N C-CC C-NN C-GG B-A B-C B-t B-f C-M C-DD | tts: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-CC C-NN C-GG B-A B-C B-t B-t B-f C-M C-DD C-PP | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan D |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-CG B-A B-C B-t B-f C-M C-DD C-PP C-HH | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A B-C B-t B-f C-M C-DD C-PH C-HH A-1 | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status |
| Outpu Pin A-DD A-e B-s B-e C-N C-GG B-A B-C B-t B-f C-M C-DD C-PP C-HH A-u A-d | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A B-C B-t B-f C-M C-DD C-PP C-HH A-u A-d B-r | The on fine Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash TBC Auxiliary 3 |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-GG B-A B-C B-t B-f C-M C-DD C-PP C-HH A-u A-d B-r B-K | tts: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 6 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Beserved |
| Outpu Pin A-DD A-e B-s C-N C-CC C-NN C-GG B-A B-C B-f C-M C-DD C-PP C-HH A-u A-d B-r B-r C-V | tts: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved |
| Outpu Pin A-DD A-e B-s C-N C-CC C-NN C-GG B-A B-C B-t C-M C-DD C-PP C-HH A-u A-d B-r B-r B-r C-k C-PP | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved Reserved |
| Outpu Pin A-DD A-e B-s B-e C-N C-CC C-NN C-CC B-A B-C B-t B-f C-M C-DD C-PP C-HH A-u A-d B-r B-K C-k C-k C-k C-k C-k C-k | Ats: Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A Timing Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D Reserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved Reserved Reserved |

MODE 2 INPUT/OUTPUT FUNCTIONS Inputs:

Function

Preempt 1

Pin

A-h

| A-M | Preempt 3 | |
|--|--|---|
| 3-i | Vehicle Detector 9 | |
| 3-h | Vehicle Detector 10 | |
| C-m | Vehicle Detector 13 | |
| С-р | Vehicle Detector 14 | |
| C-EE | Vehicle Detector 15 | |
| ~-X | Vehicle Detector 16 | |
| 3-11 | Vehicle Detector 11 | |
| 20 | Vehicle Detector 12 | |
| ם_כ | Vehicle Detector 12 | |
|) ~ | Vehicle Detector 17 | |
| 5-9 7 - | Vehicle Detector 10 | |
| 2=11 2 · | Vehicle Detector 19 | |
| u-q | Venicle Detector 20 | |
| C-r | Alarm 1 | |
| C-s | Alarm 2 | |
| A-EE | Dimming Enable | |
| A-v | Local Flash Status | |
| 3-j | Address Bit 0 | |
| 3-x | Address Bit 1 | |
| 3-Т | Address Bit 2 | |
| 3-k | Address Bit 3 | |
| ∃−m | Address Bit 4 | |
| 3-n | MMU Flash Status | |
| | | |
| וות+וו | · · · | |
| Jucpu | -0. | |
| Pin | Function | |
| Pin A-DD | Function Preempt 1 Status | |
| Pin A-DD | Function Preempt 1 Status Preempt 3 Status | |
| Pin A-DD A-e B-s | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 | |
| Pin A-DD A-e B-s B-e | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 | |
| Pin A-DD A-e B-s B-e | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A | |
| Pin A-DD A-e 3-s 3-e C-N | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B | |
| Pin A-DD A-e B-s B-e C-N C-CCT | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offect 1 | |
| Pin A-DD A-e B-s B-e C-N C-CCT C-NN | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 | |
| Pin A-DD A-e B-s B-e C-N C-CCT. C-NN C-GG | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A | |
| Pin A-DD A-e B-s B-e C-N C-CCT. C-NN C-GG B-A | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status | |
| Pin A-DD A-e B-s B-e C-N C-CCT. C-NN C-GG B-A B-C | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status | |
| Pin A-DD A-e B-s B-e C-N C-CCT. C-NN C-GG B-A B-C B-C B-t | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A | |
| Pin A-DD A-e B-s B-e C-N C-CCT C-NN C-GG B-A B-C B-t B-t B-f | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status | |
| Pin A-DD A-e B-s B-e C-N C-CCT C-NN C-GG B-A B-C B-t B-t B-f C-M | Function Freempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 | |
| Pin A-DD 3-s 3-e C-N C-CCT: C-NN C-GG 3-A 3-C 3-t 3-f C-M C-DD | Function Freempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C | |
| Pin A-DD B-s B-s C-N C-CCT: C-NN C-GG B-A B-C B-C B-t C-M C-DD C-PP | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A | |
| Pin A-DD A-e B-s B-c C-NN C-GG B-A B-C B-t S-f C-M C-DD C-PP C-HHR | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A | |
| Pin A-DD A-e 3-s 3-e C-NN C-GG 3-A 3-C 3-A 3-C 3-A 3-C 5-DD C-DD C-DD C-PP C-HHR A-u | Function Freempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D pereved Free/Coord Status | |
| Pin A-DD A-e 3-s 3-e C-NC C-CCT. C-NC 3-A 3-C 3-A 3-C 3-A 3-C 3-A 3-C C-DD C-PD C-PP C-HHR A-u A-u | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D eserved Free/Coord Status Automatic Flash | |
| Pin A-DD A-e 3-s 3-e C-N C-N C-N 3-A 3-C 3-A 3-C 3-f C-M C-DD C-PD C-PD C-PHR A-d 3-r | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D eserved Free/Coord Status Automatic Flash TBC Auxiliary 3 | |
| Pin A-DD A-e B-s B-e C-NN C-NN C-NN C-NN C-NN C-DD C-PH C-HHR A-d B-r B-r B-r B-r B-r | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D eserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved | |
| Pin A-DD A-e 3-s 3-e C-NN C-CCT C-NN C-CCT C-NN C-GG 3-A 3-A C-DD C-DD C-PP C-HHR A-u A-u A-u A-u A-c S-r S-r C-HR C-PP C-HHR C-HR C-HR C-CCT C-PP C-HR C-CCT C-PP C-HR C-CCT C-PP C-HR C-CCT C-PP C-HR C-CCT C-PP C-HR C-DD C-PP C-HR C-CCT C-PP C-HR C-DD C-PP C-HR C-DD C-PP C-HR C-DD C-PP C-PP C-PP C-PP C-PP C-PP C-PP | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D eserved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved System Special Function | 1 |
| Pin A-DD A-e 3-s 3-e C-NN C-CCT. C-NN C-GG 3-A 3-C 3-C 3-C 3-C 5-C C-DD C-PP C-HHR A-u A-u A-u A-c 3-C C-PP C-HHR C-HR C-BB | Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D served Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved System Special Function System Special Function | 1 |
| Pin A-DD A-e 3-s 3-e C-NC C-GG 3-A 3-C 3-A 3-C 3-A 3-C C-DD C-PP C-HHR A-u A-u A-u A-u C-BB C-BB C-MM | Function Freempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan D perved Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved System Special Function System Special Function | 1 1 1 |
| Pin A-DD A-e 3-s 3-e C-NG C-NG C-NG 3-A 3-C 3-A 3-C 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-A 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG 3-C C-NG C-PP C-HHR 4-C C-NG C-PP C-HHR 4-C C-FF C-K 5-C C-FF | Function Function Preempt 1 Status Preempt 3 Status TBC Auxiliary 1 TBC Auxiliary 2 Timing Plan A ming Plan B Offset 1 Offset 2 Preempt 2 Status Preempt 4 Status Preempt 5 Status Preempt 6 Status Offset 3 Timing Plan C Timing Plan C Timing Plan D served Free/Coord Status Automatic Flash TBC Auxiliary 3 Reserved System Special Function System Special Function System Special Function System Special Function | 1 |

8-2 ASC/3 Maintenance Manual

C-BB Phase 6 Check

C-MM Phase 7 Check

C-FF Phase 8 Check

1

2

3

4

Connector D

| PIN | FUNCTION | <u>1/0</u> |
|-----|------------------------------------|------------|
| 25 | SYSTEM COMMAND CYCLE BIT 1 INPUT | [I] |
| 35 | SYSTEM COMMAND CYCLE BIT 2 INPUT | [I] |
| 6 | SYSTEM COMMAND CYCLE BIT 3 INPUT | [I] |
| 12 | SYSTEM COMMAND OFFSET BIT 1 INPUT/ | [I] |
| | EXTERNAL ADDRESS BIT 0 | [I] |
| 10 | SYSTEM COMMAND OFFSET BIT 2 INPUT/ | [I] |
| | EXTERNAL ADDRESS BIT 1 | [I] |
| 36 | SYSTEM COMMAND OFFSET BIT 3 INPUT/ | [I] |
| | EXTERNAL ADDRESS BIT 2 | [I] |
| 16 | SYSTEM COMMAND SPLIT BIT 1 INPUT/ | [I] |
| | EXTERNAL ADDRESS BIT 3 | [I] |
| 9 | SYSTEM COMMAND SPLIT BIT 2 INPUT/ | [I] |
| | EXTERNAL ADDRESS BIT 4 | [I] |
| 4 | SYSTEM COMMAND COORD SYNC INPUT | [I] |

NOTE: TX pins at the BIU are Rx pins at the controller. RX pins at the BIU are TX pins at the controller.

| 26 | COORD FREE | | [I] |
|----|---------------------------------|----|-----|
| 60 | AUTOMATIC FLASH | | [I] |
| 3 | SPLIT DEMAND | | [I] |
| 38 | DUAL COORD | | [I] |
| 14 | TIME RESET | | [I] |
| 20 | TEST INPUT C | | [I] |
| 37 | TEST INPUT D | | [I] |
| 19 | TEST INPUT E | | [I] |
| 57 | PREEMPTOR CALL #1 | | [I] |
| 49 | PREEMPTOR CALL #2 | | [I] |
| 50 | PREEMPTOR CALL #3/BUS PREEMPTOR | #1 | [I] |
| 55 | PREEMPTOR CALL #4/BUS PREEMPTOR | #2 | [I] |
| 56 | PREEMPTOR CALL #5/BUS PREEMPTOR | #3 | [I] |
| 61 | PREEMPTOR CALL #6/BUS PREEMPTOR | #4 | [I] |
| 58 | CMU STOP TIME (CONFLICT FLASH) | | [I] |
| | | | |
| 17 | EXPANDED DETECTOR #1 | | [I] |
| 47 | EXPANDED DETECTOR #2 | | [I] |
| 31 | EXPANDED DETECTOR #3 | | [I] |
| 18 | EXPANDED DETECTOR #4 | | [I] |
| 30 | EXPANDED DETECTOR #5 | | [I] |
| 39 | EXPANDED DETECTOR #6 | | [I] |
| 40 | EXPANDED DETECTOR #7 | | [I] |
| 13 | EXPANDED DETECTOR #8 | | [I] |

NOTE: Priority preemptors 1 and 2 respond to any NEMA defined input applied to Preemptor Call input 1 and 2, respectively. Priority preemptors 3-6 respond to any NEMA defined input applied for at least 0.8 seconds to Preemptor Call inputs 3-6, respectively. Bus Preemptors 1-4 respond to a pulsing (1pps at 50% duty cycle) NEMA defined input applied to Preemptor Call input 3-6, respectively.

| PIN | FUNCTION | <u>1/0</u> |
|------------------|------------------------------------|------------|
| 43 | SYSTEM COMMAND CYCLE BIT 1 OUTPUT | [0] |
| 44 | SYSTEM COMMAND CYCLE BIT 2 OUTPUT | [0] |
| 29 | SYSTEM COMMAND CYCLE BIT 3 OUTPUT | [0] |
| 33 | SYSTEM COMMAND OFFSET BIT 1 OUTPUT | [0] |
| 42 | SYSTEM COMMAND OFFSET BIT 2 OUTPUT | [0] |
| 2 | SYSTEM COMMAND OFFSET BIT 3 OUTPUT | [0] |
| 21 | SYSTEM COMMAND SPLIT BIT 1 OUTPUT | [0] |
| 46 | SYSTEM COMMAND SPLIT BIT 2 OUTPUT | [0] |
| 53 | SYSTEM COMMAND SYNC OUT | [0] |
| 23 | PREEMPTOR #1 ACTIVE | [0] |
| 32 | PREEMPTOR #2 ACTIVE | [0] |
| 22 | PREEMPTOR #3 ACTIVE | [0] |
| 34 | PREEMPTOR #4 ACTIVE | [0] |
| 1 | PREEMPTOR #5 ACTIVE | [0] |
| 48 | PREEMPTOR #6 ACTIVE | [0] |
| 59 | PREEMPT CMU INTERLOCK | [0] |
| ¹⁵ -2 | PREEMPTOR FLASH CONTROL | [0] |

| | (1K PULL UP) | [0] |
|----------------------------|---|--------------------------|
| 27 5 | COORD STATUS CROSS STREET SYNC | [0] [0] |
| 28 8 24 | NIC SPECIAL FUNCTION 1 NIC SPECIAL FUNCTION 2 NIC SPECIAL FUNCTION 3/ SPARE OUTPUT 1 | [0] [0] [0] [0] |
| 11 | NIC SPECIAL FUNCTION 4/ SPARE OUTPUT 2 | [0] [0] |
| 41 45 51 52 54 | SPAREOUTPUT4SPAREOUTPUT5SPAREOUTPUT6SPAREOUTPUT7SPAREOUTPUT8 | [0] [0] [0] [0] |

Port 3B 25 pin Telemetry Connector

| PIN | FUNCTION | I/0 |
|-----|-------------------------|-----|
| 3 | SYSTEM DETECTOR A1 | [I] |
| 2 | SYSTEM DETECTOR A2 | [I] |
| 5 | SYSTEM DETECTOR B1 | [I] |
| 19 | SYSTEM DETECTOR B2 | [I] |
| 4 | SYSTEM DETECTOR C1 | [I] |
| 1 | SYSTEM DETECTOR C2 | [I] |
| 7 | SYSTEM DETECTOR D1 | [I] |
| 8 | SYSTEM DETECTOR D2 | [I] |
| 18 | LOCAL FLASH | [I] |
| 20 | CONFLICT FLASH | [I] |
| 16 | DOOR OPEN | [I] |
| (MA | INTENANCE REQUIRED) | [I] |
| 17 | ALARM 1 | [I] |
| 21 | ALARM 2 | [I] |
| 14 | TLM SPARE 1 | [I] |
| 6 | TLM SPARE 2 | [I] |
| 15 | EXTERNAL ADDRESS ENABLE | [I] |
| 24 | RECEIVE 1 | [0] |
| 25 | RECEIVE 2 | [0] |
| 12 | TRANSMIT 1 | [0] |
| 13 | TRANSMIT 2 | [0] |
| 9 | TLM SPECIAL FUNCTION 1 | [0] |
| 22 | TLM SPECIAL FUNCTION 2 | [0] |
| 10 | TLM SPECIAL FUNCTION 3 | [0] |
| 23 | TLM SPECIAL FUNCTION 4 | [0] |

PORT 1 SDLC

| PIN | FUNCTION | | <u>1/0</u> |
|-----|----------------|-----|----------------|
| 1 | Tx Data + | | [0] |
| 2 | Logic Ground | | [-] |
| 3 | Tx Clock + | | [0] |
| 4 | Logic Ground | | [-] |
| 5 | Rx Data + | | [I] |
| 6 | Logic Ground | | [-] |
| 7 | Rx Clock + | | [I] |
| 8 | Logic Ground | | [-] |
| 9 | Tx Data - | | [0] |
| 10 | Port 1 Disable | [I] | (OVDC=disable) |
| 11 | Tx Clock - | | [0] |
| 12 | Chassis Ground | | [-] |
| 13 | Rx Data - | | [I] |
| 14 | Reserved | | |
| 15 | Rx Clock - | | [I] |

Note: TX pins at the BIU are Rx pins at the controller.

Rx pins at the BIU are TX pins at the controller.

TYPE 1 POWER 8-3

| PIN | FUNCTION | <u>1/0</u> |
|-----|----------------|------------|
| Α | AC Neutral | [I] |
| В | Not Used | |
| С | AC Line | [I] |
| D | Not Used | |
| Ε | Not Used | |
| F | Fault Monitor | [0] |
| G | Logic Ground | [0] |
| Н | Chassis Ground | [I] |
| I | Not Used | |
| J | Not Used | |
| | | |

PORT 2 Terminal

| PIN | FUNCTION | I/0 |
|-------|-------------------|-------|
| 1 | Chassis Ground | [-] |
| 2 | Transmit Data | [0] |
| 3 | Receive Data | [I] |
| 4 | Request To Send | [0] |
| 5 | Clear To Send | [I] |
| 6 | Not Used | |
| 7 | Logic Ground | [-] |
| 8 | Data Carrier Det | [I] |
| 9-19 | Not Used | |
| 20 | Data Termnl Ready | [0] |
| 21-25 | Not Used | |

PORT 3A EIA-232 Telemetry

| PIN | FUNCTION | 1/0 |
|-----|----------|-----|
| 1 | DXD | |
| 2 | RXD | |
| 3 | TXD | |
| 4 | DTR | |
| 5 | GND | |
| 6 | DSR | |
| 7 | RTS | |
| 8 | NC | |
| 9 | NC | |

PORT 3B 9-PIN Telemetry Connector

| PIN | FUNCTION | 1/0 |
|-----|----------------|-----|
| 1 | Transmit 1 | [0] |
| 2 | Transmit 2 | [0] |
| 3 | Reserved | |
| 4 | Receive 1 | [I] |
| 5 | Receive 2 | [I] |
| 6 | Chassis Ground | [-] |
| 7 | Reserved | |
| 8 | Reserved | |
| 9 | Chassis Ground | [-] |

| Equipment | 170 Controller C1 Default Assignment Per Safetran Cabinet Standard |
|--------------|--|
| Connectivity | Controller Type ASC/3-RM (same as 2070 2A) with C1 Connector |

| Pin # - | Safetran 332 | Safetran 330 | Safetran 336 | Safetran 303 | Safetran 337 |
|------------|----------------|--------------|--------------|--------------|--------------|
| Input | (Base) | TBD | TBD | TBD | TBD |
| | ASC/3 2.43.10 | | | | |
| Pin 39 | VEHICLE DET 02 | | | | |
| Pin 40 | VEHICLE DET 18 | | | | |
| Pin 41 | VEHICLE DET 06 | | | | |
| Pin 42 | VEHICLE DET 22 | | | | |
| Pin 43 | VEHICLE DET 10 | | | | |
| Pin 44 | VEHICLE DET 26 | | | | |
| Pin 45 | VEHICLE DET 14 | | | | |
| Pin 46 | VEHICLE DET 30 | | | | |
| Pin 47 | VEHICLE DET 04 | | | | |
| Pin 48 | VEHICLE DET 20 | | | | |
| Pin 49 | VEHICLE DET 08 | | | | |
| Pin 50 | VEHICLE DET 24 | | | | |
| Pin 51 | PREEMPT CALL 1 | | | | |
| Pin 52 | PREEMPT CALL 2 | | | | |
| Pin 53 | MAN CONT ENA | | | | |
| Pin 54 | TEST A | | | | |
| Pin 55 | VEHICLE DET 17 | | | | |
| Pin 56 | VEHICLE DET 01 | | | | |
| Pin 57 | VEHICLE DET 21 | | | | |
| Pin 58 | VEHICLE DET 05 | | | | |
| Pin 59 | VEHICLE DET 25 | | | | |
| Pin 60 | VEHICLE DET 09 | | | | |
| Pin 61 | VEHICLE DET 29 | | | | |
| Pin 62 | VEHICLE DET 13 | | | | |
| Pin 63 | VEHICLE DET 03 | | | | |
| Pin 64 | VEHICLE DET 19 | | | | |
| Pin 65 | VEHICLE DET 07 | | | | |
| Pin 66 | VEHICLE DET 23 | | | | |
| Pin 67 | PED DET 02 | | | | |
| Pin 68 | PED DET 06 | | | | |
| Pin 69 | PED DET 04 | | | | |
| Pin 70 | PED DET 08 | | | | |
| Pin 71 | PREEMPT CALL 3 | | | | |
| Pin 72 | PREEMPT CALL 4 | | | | |
| Pin 73 | PREEMPT CALL 5 | | | | |
| Pin 74 | PREEMPT CALL 6 | | | | |
| Pin 75 | SPLIT DEMAND 1 | | | | |
| Pin 76 | VEHICLE DET 11 | | | | |
| Pin 77 | VEHICLE DET 27 | | | | |
| Pin 78 | VEHICLE DET 15 | | | | |
| Pin 79 | VEHICLE DET 31 | | | | |
| <u>8-5</u> | | | | | |

ASC/3 Maintenance Manual

| Pin # - Input | Safetran 332 (Base) ASC/3 2.43.10 | Safetran 330 TBD | Safetran 336 TBD | Safetran 303 TBD | Safetran 337 TBD |
|------------------|---|---------------------|---------------------|---------------------|---------------------|
| Pin 80 | INT ADV | | | | |
| Pin 81 | LOCAL FLASH | | | | |
| Pin 82 | STOP TIME | | | | |

| Pin # - | Safetran 332 | Safetran 330 | Safetran 336 | Safetran 303 | Safetran 337 |
|---------|----------------|--------------|--------------|--------------|--------------|
| Output | (Base) | TBD | TBD | TBD | TBD |
| | ASC/3 2.43.10 | | | | |
| Pin 2 | PH 4 DON'T WLK | | | | |
| Pin 3 | PH 4 WALK | | | | |
| Pin 4 | PH 4 RED | | | | |
| Pin 5 | Ph 4 YELLOW | | | | |
| Pin 6 | PH 4 GREEN | | | | |
| Pin 7 | Ph 3 RED | | | | |
| Pin 8 | PH 3 YELLOW | | | | |
| Pin 9 | Ph 3 GREEN | | | | |
| Pin 10 | PH 2 DON'T WLK | | | | |
| Pin 11 | PH 2 WALK | | | | |
| Pin 12 | PH 2 RED | | | | |
| Pin 13 | PH 2 YELLOW | | | | |
| Pin 15 | PH 2 GREEN | | | | |
| Pin 16 | PH 1 RED | | | | |
| Pin 17 | PH 1 YELLOW | | | | |
| Pin 18 | PH 1 GREEN | | | | |
| Pin 19 | PH 8 DON'T WLK | | | | |
| Pin 20 | PH 8 WALK | | | | |
| Pin 21 | PH 8 RED | | | | |
| Pin 22 | PH 8 YELLOW | | | | |
| Pin 23 | PH 8 GREEN | | | | |
| Pin 24 | PH 7 RED | | | | |
| Pin 25 | PH 7 YELLOW | | | | |
| Pin 26 | PH 7 GREEN | | | | |
| Pin 27 | PH 6 DON'T WLK | | | | |
| Pin 28 | PH 6 WALK | | | | |
| Pin 29 | PH 6 RED | | | | |
| Pin 30 | PH 6 YELLOW | | | | |
| Pin 31 | PH 6 GREEN | | | | |
| Pin 32 | PH 5 RED | | | | |
| Pin 33 | PH 5 YELLOW | | | | |
| Pin 34 | PH 5 GREEN | | | | |
| Pin 35 | OLA GREEN | | | | |
| Pin 36 | OLB GREEN | | | | |
| Pin 37 | OLA YELLOW | | | | |

<u>8-6</u>

| Pin # - | Safetran 332 | Safetran 330 | Safetran 336 | Safetran 303 | Safetran 337 |
|---------|-----------------|--------------|--------------|--------------|--------------|
| Output | (Base) | TBD | TBD | TBD | TBD |
| | ASC/3 2.43.10 | | | | |
| Pin 38 | OVERLAP B | | | | |
| | YELLOW | | | | |
| Pin 83 | NIC SPEC FUNC 1 | | | | |
| Pin 84 | NIC SPEC FUNC 3 | | | | |
| Pin 85 | OLD RED | | | | |
| Pin 86 | OLD YELLOW | | | | |
| Pin 87 | OLD GREEN | | | | |
| Pin 88 | OLC RED | | | | |
| Pin 89 | OLC YELLOW | | | | |
| Pin 90 | OLC GREEN | | | | |
| Pin 91 | COORD FREE | | | | |
| | STAT | | | | |
| Pin 93 | CRD SYNC OUT | | | | |
| Pin 94 | OLB RED | | | | |
| Pin 95 | OLB YELLOW | | | | |
| Pin 96 | OLB GREEN | | | | |
| Pin 97 | OLA RED | | | | |
| Pin 98 | OLA YELLOW | | | | |
| Pin 99 | OLA GREEN | | | | |
| Pin 100 | NIC SPEC FUNC 2 | | | | |
| Pin 101 | AUTOMATIC | | | | |
| | FLASH | | | | |
| Pin 102 | NIC SPEC FUNC 4 | | | | |
| Pin 103 | WATCHDOG | | | | |

9. APPENDIX D: BILLS OF MATERIALS

| Part No. | Description | Number of Pages |
|--------------|---|-----------------|
| 100-0000-501 | Assy, ASC/3-1000, TS2 Type 1 | 1 |
| 100-0000-502 | Assy, ASC/3-2100, TS2, Type 2 | 1 |
| 100-0000-508 | Assy, ASC/3-1000, TS2, Slimline Enclosure | 1 |
| 100-0000-509 | Assy, ASC/3-2100, TS2, Slimline Enclosure | 1 |
| 100-1013-501 | Assy, PCB, ASC/3 Main 110V | 15 |
| 100-1013-502 | Assy, PCB, Main, 220V, ASC/3 | 1 |
| 100-1046-501 | Assy, Kit, Ethernet, ASC/3 | 1 |
| 100-1084-501 | Assy, ASC/3 Telemetry, 9-Pin, FSK Module | 2 |
| 100-1084-502 | Assy, ASC/3 Telemetry, 25-Pin, FSK Module | 2 |
| 100-1084-503 | Assy, ASC/3 Telemetry, 9-Pin, RS232 Module | 2 |
| 100-1084-504 | Assy, ASC/3 Telemetry, 25-Pin, RS232 Module | 2 |

Econolite Control Products, Inc. Production BOM No. 100-0000-501 -Rev. D ASSY, ASC/3-1000,TS2 TYPE 1

| <u>−</u> | Part Number 100-1035-003 | D D | Description Enclosure, de-casting Asc/3 | <u>0ty</u> | LOM EA | Reference Designator | <u>Manufacturer</u> | Manufacturer Part | Envir. Compl. |
|----------|-----------------------------|-----|---|-------------|-----------|----------------------|---------------------|-------------------|---------------|
| 7 | 100-1030-501 | ш | ASSY,FRONT PANEL, TS2-1,ASC/ | - | EA | | | | |
| o | 100-1025-001 | В | COVER, ETHERNET, ASC/3 | | EA | | | | |
| 10 | N 238P9B | NC | HEX NUT/LK WSHR #4 STL/CAD | 5 | EA | | | | |

EA

~

IDENT PLATE CNTLR ECONOLITE

¥

31144P1

7

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:06:33 PM -**Page** jguest

Econolite Control Products, Inc. Production BOM No. 100-0000-502 -Rev. D ASSY, ASC/3-2100, TS2 TYPE 2

| 1 1 | Part Number 100-1035-003 | D D | Description ENCLOSURE, DIE-CASTING ASC/3 | <u>Qty</u> ⊥ | UOM Reference Designator EA | <u>Manufacturer</u> |
|--------|-----------------------------|-----|--|-----------------|--------------------------------|---------------------|
| 0 | 100-1030-502 | ш | ASSY, FRONT PANEL, TS2-2, ASC/ | - | EA | |
| Ø | 100-1025-001 | В | COVER, ETHERNET, ASC/3 | | EA | |
| 6 | N 238P9B | S | HEX NUT/LK WSHR #4 STL/CAD | 7 | EA | |
| 1 | 31144P1 | ¥ | IDENT PLATE CNTLR | - | EA | |

ECONOLITE

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:07:39 PM -**Page** jguest Envir. Compl.

Manufacturer Part

Econolite Control Products, Inc. Production BOM No. 100-0000-508 -Rev. A ASSY.ASC3-10000,TS2 SLIMLINE ENCLOSURE

| <u>1tem</u> | Part Number 100-1065-001 | <u>Rev.</u> A | Description Enclosure,ASC/3,ALUMINUM | <u>Qty</u> . ⁺ | <u>UOM</u> Reference Designator EA | <u>anufacturer</u> |
|-------------|-----------------------------|------------------|---|-------------------|---------------------------------------|--------------------|
| N | 100-1030-501 | ш | ASSY,FRONT PANEL, TS2-1, ASC/ | - | EA | |
| o | 100-1025-001 | ш | COVER, ETHERNET, ASC/3 | - | EA | |
| 10 | N238P9B | SN | HEX NUT/LK WSHR #4 STL/CAD | Ν | EA | |
| 5 | 31144P1 | ¥ | IDENT PLATE CNTLR | ~ | EA | |

ECONOLITE

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:08:02 PM ~ **Page** jguest Envir. Compl.

Manufacturer Part

Econolite Control Products, Inc. Production BOM No. 100-0000-509 -Rev. A ASSY,ASC/3-2100,TS2 SLIMLINE ENCLOSURE

| 1tem | Part Number 100-1065-001 | <mark>Rev.</mark> A | Description Enclosure,ASC/3,ALUMINUM | <u>Qty</u> → | UOM Reference Designator EA | ufacturer |
|------|-----------------------------|------------------------|---|-----------------|--------------------------------|-----------|
| 7 | 100-1030-502 | ш | ASSY,FRONT PANEL,TS2-2,ASC/ | - | EA | |
| Ø | 100-1025-001 | ۵ | COVER, ETHERNET, ASC/3 | - | EA | |
| 10 | N 238P9B | NC | HEX NUT/LK WSHR #4 STL/CAD | Ν | E | |
| 1 | 31144P1 | ¥ | IDENT PLATE CNTLR | ~ | EA | |

ECONOLITE

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:08:28 PM ~ **Page** jguest Envir. Compl.

Manufacturer Part

| Report |
|--------|
| BOM |
| Level |
| Single |

Econolite Control Products, Inc. Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| _ [⊥] | Part Number 100-1013-001 | Rev . | Description PCB,MAIN CONT,ASC/3 | <u>_</u> _ | UOM Reference Designator EA | Manufacturer | Manufacturer Part | Envir. Compl. |
|----------------|-----------------------------|--------------|---------------------------------------|------------|--------------------------------|-----------------------|----------------------------------|---------------|
| N | 33730P1 | U | XSTR NPN 2222A | ~ | EA | | | |
| | | | | | ß | | | |
| ю | 32169P19 | NC | CAPAC ELECT 18000MF 35V SNAP MTG | ~ | EA | | | |
| | | | | | C76 | | | |
| | | | | | | NICHICON PANASONIC | LLQ1V183MHSC ECO-S1VA183EA | |
| 4 | 1003-005 | SN | CAPAC, 120uF, 50V RADIAL | ~ | EA | PANASONIC | ECO-S1VP183DA | |
| | | | | | C15 | | | |
| ณ | 33740P5682 | ш | CAP,CE,50V,6800PF,10% SMT 0805 X7R | - | EA | PANASONIC | EEUFC1H121 | |
| | | | | | C93 | | | |
| | | | | | | AVX KEMET | 08055C682KAT2A C0805C682K5RAC | |
| | | | | | | MURATA ERIE | GRM 400805X 7R682RK 050AI | |
| Q | 33748P0104 | Ш | CAPAC .1MF 16V SMT 0603 X7R | 84 | EA | | | |

C2-13 C18 C20-75 C78-79 C84-85 C87-89 C92 C95-96 C99-100 C102-104

October 3, 2008 12:09:04 PM -**Page** jguest

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| 40m | Dart Number | | Description | č | FOR MOIL | innono Docionator | Manufacturor | Manufacturor Dart | Envir Comol |
|-----|-------------|--------|---------------------------------------|-------------|----------|-------------------|-----------------------|-------------------|-------------|
| | | Nev. | | X | | | | | |
| 1 | | L | | • | L | | NIC | NMC0603X7R104K16 | |
| ~ | 200002 | Ш | | - | EA | | | | |
| | | | | | ٢٦ | | | | |
| | | | | | | | J.W.MILLER JEFFERS | 5254 10744-8 | |
| ω | 31838P505 | N N | HDR 5/10 CKT DUAL .100 PITCH,2 ROW | N | EA | | | | |
| | | | | | J12- | 13 | | 4049E0 E | |
| Ø | 31369P26 | ¥ | CONN D SUB 15S W/W METAL | - | EA | | | | |
| | | | | | ل | | | <u>H</u> | |
| 0 | 31369P27 | ¥ | CONN D SUB 25S W/W METAL | - | EA | | CNC | UAKL-19801 | |
| | | | | | SU | | | | |
| 5 | 31369P25 | | CONN D SUB 9P METAL | | EA | | CINCH | DBKL-25SUT | |
| | | | | | £Ĺ | | | | |
| 12 | 58064P12 | ۵ | DIODE 1N4763A | ~ | EA | | CINCH | DEKL-9UTI | |

October 3, 2008 12:09:04 PM Page 2 jguest

| Econolite C | control Products, Inc. | | | | | | Page jguest | m |
|--------------------|--------------------------------------|--------------------|---|-------------|--------------------------|------------------------------------|-------------------------------------|---------------|
| Product ASSY, F | ion BOM No. 100-' PCB, ASC/3 MAIN | 1013-501 110V | -Rev. P | | | | | |
| <u>Item</u> | Part Number | Rev. | Description | <u>Qty.</u> | UOM Reference Designator | <u>Manufacturer</u> DIODES INC. | <u>Manufacturer Part</u> 1N4763A | Envir. Compl. |
| 13 | 31535P2 | ¥ | WAFER 3 CKT | ~ | EA | MOTOROLA | 1N4763A | |
| | | | | | JP2 | | | |
| 41 | 31535P1 | ¥ | WAFER 2 CKT | 2 | EA | MOLEX | 22-03-2031 | |
| | | | | | JP1 JP3-8 | | | |
| 1 5 | 33851P1 | N | DIODE MMBZ15VDLT1 ZENER SMT SOT23 COMMON CATHODE | 6 | EA | MOLEX | 1 202 - 60-22 | |
| | | | | | CR7-18 | | | |
| 16 | 33872P000 | ۲ | RES 0 5% 1/10W SMT SMT | 9 | EA | MULOKOLA | | |
| | | | | | R25 R58 R60-61 R70-71 | | | |
| 17 | 33872P152 | ۵ | RES 1.5K 5% 1/10W SMT SMT | 2 | EA | DALENISHAY | CRCW0603000J | |
| | | | | | R1 R3-4 R6 R55-R57 | | | |
| | | | | | | DALE/VISHAY STACKPOLE | CRCW0603152J RMC 1/16 1.5K 5% R | |
| 18 | 33872P103 | ۷ | RES 10K 5% 1/10W SMT SMT | 21 | EA | | | |

October 3, 2008 12:09:04 PM Page ³

Single Level BOM Report

| Single | | | t | | | | October 3, 2008 | 12:09:04 PM |
|---------------------|---------------------------------------|------|---|-------------|---|----------------------------------|---|---------------|
| Econolite Co | c Lovel DOM :ontrol Products, Inc. | | | | | | Page jguest | 4 |
| Producti ASSΥ, F | ion BOM No. 100-1 PCB, ASC/3 MAIN | 110V | -Rev. P | | | | | |
| tem | Part Number | Rev. | Description | <u>otv</u> | UOM Reference Designator R22 R28 R47-54 R64 R74-75 R81 R83 R88-93 R83 R88-93 | Manufacturer | Manufacturer Part | Envir. Compl. |
| 6 | 31263P97 | - | RES 10K 3W 5% W/W REPLACES 0500-0039 | Ø | EA 87.89 | DALE/VISHAY | CRCW0603103J | |
| 5 | 33711P121 | U | RES 120 OHM 5% 1/4W SMT SMT | വ | EA | CLAROSTAT DALE/VISHAY SAGE | V C3D-10K CW2C-14-10K 5% 1240S-10K 5% | |
| | | | | | R5 R29 R32 R36 R2 | DALE/VISHAY KOA SPEER | CRCW1206121JRT1 RM73B2BT121J | |
| 5 | 54719P153 | ш | RES 22 MEG 1/4W 5% MIL-R-11F | | EA | | | |
| 3 | 1066-007 | | DES 1/2W 7 6 OHM 6% | ~ | А Т. О | DALE/VISHAY | CMF55-22M1%T1 T/R | |
| ٦ | | N | KE3,1/2VV,/.3 UTIM,3% | - | EA | | | |

CF 1/2 7.5 5% R

STACKPOLE

R31

| | | | | | | | 500 | |
|-------------------|---------------------------------------|---------------|---|------------------------|--|-------------------------------|----------------------|------------|
| roducti SSY, P | on BOM No. 100-10 CB, ASC/3 MAIN 1 | 13-501 10V | -Rev. P | | | | | |
| 23 23 | Part Number 33893P105 | Rev. NC | Description TRANSORB SMBJ5.0C SMT | <mark>0ty.</mark> 2 | <u>UOM</u> <u>Reference Designator</u> EA | Manufacturer | Manufacturer Part | Envir. Con |
| | | | | | CR5-6 | | | |
| | | | | | | GEN SEMI RFE INTERNATIONAL | SMBJ5.0C SMBJ5.0C | |
| 24 | 33892P4 | N | DIODE BRIDGE DF04S SMT | 4 | EA | | | |
| | | | | | CR1-4 | | | |
| | | | | | | DIODES INC. | DF04S | |
| 25 | 33748P5471 | В | CAPAC 470PF 50V SMT SMT 0603 X7R | - | EA | | | |
| | | | | | <u>G</u> | | | |
| | | | | | | AVX | 0603C471KAT2A | |
| | | | | | | MURATA ERIE | 06035C471KAT2A | |
| | | | | | | MURATA ERIE | GRM 39X 7R471K 050B | |
| 27 | 33741P5104 | × | CAP,CE,50V,.1MF,10% SMT 1206 X7R | ~ | EA | | | R |
| | | | | | C98 | | | |
| | | | | | | AVX | 12065C104KAT2A | |
| | | | | | | KEMET | C1206C104K5RAC | |
| 28 | 33831P4 | NC | DIODE MBR0520 20V 1/2A 1/2A,SMT CASE 403 | б | EA | | | |
| | | | | | CR28-30 | | | |
| | | | | | | ON SEMICONDUCTOR | MBR0520LT1 | |
| 79 | 33870P1 | ۷ | DIODE FDLL4148 SMT D035 | N | EA | | | |

October 3, 2008 12:09:04 PM 5 **Page** jguest

Single Level BOM Report

Econolite Control Products, Inc.

Prodi ASS)

mpl.

| Econolite C | ontrol Products, Inc. | | | | | | jguest | |
|---------------------|-------------------------------------|--------------------|---|--------------|--|--|-------------------------------|-----------|
| Producti ASSY, F | ion BOM No. 100- PCB, ASC/3 MAIN | 1013-501 I 110V | -Rev. P | | | | | |
| ltem | Part Number | Rev. | <u>Description</u> | <u>Qty.</u> | UOM <u>Reference Designator</u> CR31-32 | Manufacturer | Manufacturer Part | Envir. Co |
| 9 | 33831P3 | S | DIODE MBR340 34V SMT CASE 403 | ى ا | EA | NATIONAL SEMI PHILLIPS SEMI | FDLL4148 PMLL4148 | |
| 31 | 33737P3 | O | XTAL 32.768KHZ | - | CR19-22 CR26 EA | ON SEMICONDUCTOR | MBRS340T3 | |
| 32 | 31769P61 | ¥ | TRANSZORB P6KE27A 600W | ~ | Υ1 EA | EPSON FOX | MC-405-32.768K-A2 FSM 327 | |
| | | | | | CR25 | DIODES INC. FAIRCHILD GEN SEMI | P6KE27A P6KE27A P6KE27A | |
| ß | 1028-002 | SN | TRANSORB,P6KE33AG,1Uaa,TH | ~ | EA | GEN INSTRUMENTS MOTOROLA ST MICROELECTRONICS | Pokezta Pokezta Pokezta | |
| 8 | 31770Р1 | ш | VARISTOR 55 JOULES 212V-255V METAL OXIDE | ო | cr27 EA | ON SEMICONDUCTOR | P6KE33AG | |

RV1-3

October 3, 2008 12:09:04 PM 9 **Page** jguest

Single Level BOM Report

ompl.

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| iption Qty. UOM Reference Designator Manufacturer Manufacturer Part | GE/HARRIS V150LA20B JHMITT-TRIGGER 1 EA TER | BUFFER/DRIVER 3 3 EA OUTS 3.3V TSSOP | U16 U19 U23 | IIC, OCTAL BUS 1 EA CVR W/3-ST OUT | U14 | UPLE 2-INPUT 1 EA VE AND GATE 1 EA | U24 | UPLEX RS-485 2 EA CEIVER | U2-3 | PRESETTABLE 1 EA -BY-N COUNTER 1 EA | |
|---|---|--|-------------|--|-----|--|-----|-----------------------------------|------|---|--|
| Description | HEX SCHMITT-TRIGGER NVERTER | OCTAL BUFFER/DRIVER STATE OUTS 3.3V TSSOI | | C, LOGIC, OCTAL BUS TRANSCVR W/3-ST OUT | | QUADRUPLE 2-INPUT POSITIVE AND GATE | | FULL DUPLEX RS-485 TRANSCEIVER | | CMOS PRESETTABLE DIVIDE-BY-N COUNTER | |
| Rev. | O N | Ŋ | | O N | | Ŋ | | N | | O N | |
| Part Number | 1041-002 | 1039-002 | | 1036-007 | | 1036-003 | | 1038-002 | | 1040-001 | |
| tem | 35 | õ | | 37 | | æ | | Ř | | 40 | |

CD4018BNSR

TEXAS INSTRUMENTS

October 3, 2008 12:09:04 PM Page 7 jguest Envir. Compl.

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| | 12E1002103J | 3F640.13D-75 R | 0 7.372/JI T02-DC3AF | 47-0810 | +9082 | 5-0020 |
|-----------------|------------------------|-------------------|---------------------------------|---------------------|---------------------------|----------------------------------|
| | CRA1 | TE28 | F4100 | 05214 | 3 6 -29 | 44245 |
| | DALE/VISHA) | INTEL | FOX | MOLEX | MOLEX | MOLEX |
| | R17-20 R23-24 R45 | 60 | U21 | S | Ę | 111 |
| EA | EA | EA | EA | EA | EA | EA |
| 7 | ~ | ~ | ~ | - | N | - |
| RES NETWORK 10K | IC,STRATA-FLASH 8MB 3V | XTAL OSC 7.372MHZ | 2MM 8 COND. RIBBON WIRE TRAP | HEADER 8 COND.4.2MM | CONN 20 POS BRD TO BRD | HEADER 34 COND DUAL ROW 2 ROW |
| NC | ۷ | S | S | S | S | S |
| 1061-002 | 1033-003 | 1052-001 | 1095-002 | 1094-011 | 1094-021 | 1094-008 |
| 41 | 42 | 43 | 4 | 45 | 46 | 47 |

October 3, 2008 12:09:05 PM Page 8 jguest

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

LM 3485MM

NATIONAL ELECTRIC

October 3, 2008 12:09:05 PM Page 9 jguest

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| E | | | | | | | | | | | |
|--------------------------------------|-----|-------------------|----|-------------------|----|-------------------------|----|-----------------------|---|------------------------|-----|
| <u>Manufacturer Part</u> | | LM8364BALMF30 | | X PC862T Z P50B | | M012221024-2014 | | M 1448L CZM 32821 G-1 | | C.K.C.W.06032491HK I 1 | |
| <u>Manufacturer</u> | | NATIONAL SEMI | | MOTOROLA | | I EXAO INO I KUMEN I O | | | | DALE/VISHAY | |
| <u>OM</u> Reference Designator ∈A | U20 | K | C1 | ۲u | 51 | ٩ | Us | ۲u | R11,R13-14,R26-27,R34-35,R39, R41-44,R59,R80 | ۲u | R15 |
| | | с | | - | | с | | 4t E | | с | |
| Description IC RESET | | PROCESSOR MPC862T | | MCU 16 BIT MSP430 | | SDRAM 64 MB 32 BIT WIDE | | RES 2.49K 0603 | | RES 20.0K 0603 | |
| Rev. NC | | SN | | N | | NC | | SN | | SN | |
| Part Number 1030-004 | | 1031-002 | | 1032-003 | | 1033-005 | | 1060-001 | | 1060-002 | |
| 54 54 | | 55 | | 56 | | 57 | | 58 | | 20 | |

CRCW06032002FRT1

DALE/VISHAY

October 3, 2008 12:09:05 PM Page 10 jguest nvir. Compl.

| ÷ |
|----------|
| <u> </u> |
| 0 |
| Õ |
| |
| Θ |
| M |
| _ |
| 5 |
| 2 |
| Ο |
| <u> </u> |
| ш |
| _ |
| 6 |
| Ξ. |
| |
| Ð |
| |
| |
| U |
| _ |
| 0 |
| |
| |
| S |
| |

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| 60 60 | Part Number 33872P243 | Rev. NC | Description RES 24K 5% 1/10W SMT SMT | <u>dty.</u> → | LOM EA | Reference Designator | Manufacturer | Manufacturer Part | Envir. Compl. |
|----------|---------------------------------|------------|---|------------------|-----------|----------------------|------------------|-------------------|---------------|
| | | | | | | R30 | | | |
| 61 | 1060-003 | NC | RES 33.2K 0603 | т | EA | | UALE/VISHAY | CRCW0903243J | |
| | | | | | | R16 R37 R40 | | | |
| 63 | 32289P1 | т | JUMPER SHORTING | - | EA | | DALE/VISHAT | | |
| | | | | | | XJP2 | | | |
| | | | | | | | AMP | 390088-2 | |
| | | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B | |
| 22 | 1075-003 | ш | TRANSISTOR, P-CHNL LOGIC PWR TRENCH MOSFET | | EA | | | | с |
| | | | | | | Q1 | | | |
| 65 | 1075-002 | NC | N-CHANNEL PWR MOSFET | 2 | EA | | VISHAY SILICONIX | S4835BDY-T1-E3 | |
| | | | | | | Q2 Q4 | | | |
| 90 | 32911P21 | NC | BATTERY, LITHIUM,3V,COIN CEL PC MOUNT | - | EA | | ON SEMICONDUCTOR | BSS138LT1 | |
| | | | | | | | | | |

October 3, 2008 12:09:05 PM Page 11 jguest

В1

VL2330-1VC

PANASONIC

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| ltem 67 | Part Number 1049-001 | Rev. NC | Description BRIDGE RECTIFIER | Qty. → | <u>UOM</u> <u>Reference Designator</u> EA | Manufacturer | Manufacturer Part | Env |
|------------|-------------------------|------------|---------------------------------------|--------------|--|----------------------|----------------------------|-----|
| | | | | | CR23 | | | |
| 89 | 1000-007 | NC | CAP VARIABLE 3-10PF 0603 | ~ | EA | DIODES INC. | DF08S | |
| | | | | | C17 | | | |
| 69 | 1042-001 | NC | IC MCT6 DUAL IOPTO ISOL J-LEAD SMT | - | EA | MUKA I A EKIE | 1 ZB4Z100AB10R01 | |
| | | | | | U10 | | | |
| 20 | 1050-016 | ٩ | INDUCTOR, 3.9uH,SURFACE MO | ~ | EA | FAIRCHILD | MCT6.S | |
| | | | | | Z | | | |
| | | | | | | BUSSMAN STACKPOLE | DR124-3R9-R PCS124MT3R9 | |
| 71 | 1050-006 | NC | SURFACE MOUNT INDUCTOR | . | EA | SUMIDA | CDRH124NP-3R9MC | |
| | | | | | ٦ | | | |
| 72 | 1050-005 | NC | INDUCTOR FERRITE BEAD | б | EA | VISHAY | IDCP-3722-NB-821-20% | |
| | | | | | FB1-FB3 | | | |

ILHB1206RK121V

VISHAY

October 3, 2008 12:09:05 PM Page 12 jguest ir. Compl.

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| 73 73 | <mark>Part Number</mark> 33872P330 | Rev. NC | Description RES 33 OHM 1/10W 5% SMT SMT | Qty. 2 | <u>LOM</u> EA | Reference Designator | Manufacturer | Manufacturer Part | Envir. Compl. |
|----------|---------------------------------------|------------|---|-----------|------------------|----------------------|---------------------|--|---------------|
| 74 | 1065-001 | NC | RES 2.2 OHMS 5W WW | р | EA | R79 R95 | DALE/VISHAY | CRCW0603330J | |
| 75 | 1038-001 | × | R\$232 TRANSCEIVER W/AUTO POWER DOWN | ~ | EA | R76-77 | DALE/VISHAY | CPSM-5 2R2 10% | ۲ |
| 76 | 1036-005 | NC | IC DUAL 4 BIT BINARY COUNTER SN74HC393PW | ~ | EA | L4 | ST MICROELECTRONICS | ST3243ECDR | |
| 1 | 1039-001 | ۲ | RS232 DRIVERS & RECEIVERS | ~ | EA | U17 | TEXAS INSTRUMENTS | SN74HC393PW | ۲ |
| 78 | 1033-012 | ۲ | IC,MEM,SRAM,4MB,512K X 8 45ns,SOIC-32 | ~ | EA | S | ST MICROELECTRONICS | ST 322CDR | |
| | | | | | | U13 | CYPRESS CYPRESS | CY62148DV30LL-55SXI CY62148EV30LL-455XI | |

October 3, 2008 12:09:05 PM Page 13 jguest

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| 11 79 | Part Number 1031-001 | Rev. NC | Description IC,TL16C 550 CFN, A SYNC COMMINICATIONS | <u>∆ty</u> | <u>UOM</u> Reference Designator EA | Manufacturer | Manufacturer Part | Ш |
|----------|-------------------------|------------|---|------------|---------------------------------------|-------------------|---------------------|---|
| | | | | | U15 | | | |
| 80 | 1000-001 | NC | CAPAC :001 uF 50V 0603 | ~ | EA | TEXAS INSTRUMENTS | TL16550CFN | |
| | | | | | C 16 | ~~~~ | | |
| 81 | 1000-002 | NC | CAPAC CE 10uF 0805 0805 | 5 | EA | < | | |
| | | | | | C19 C94 | ~~~~ | 0805C106K A TO A | |
| 83 | 33748P5101 | NC | CAPAC 100 PF 0603 SMT 0603 | ~ | EA | | | |
| | | | | | C101 | ~~~~ | | |
| 84 | 33740P5050 | A | CAPAC 5 PF 50V 0805 0805 | - | EA | < | 100030C 10 144 1 24 | |
| | | | | | C86 | | | |
| 85 | 33872P102 | A | RES,1/10W,1K,5%,0603 SMT | 4 | EA | MUKATA EKIE | GRM140CCG609C009BD | |
| | | | | | R21 R46 R73 R84 | | | |

CRCW0603102J

DALE/VISHAY

October 3, 2008 12:09:05 PM Page 14 jguest nvir. Compl.

October 3, 2008 12:09:05 PM Page ¹⁵

Page jguest

Econolite Control Products, Inc.

Production BOM No. 100-1013-501 -Rev. P ASSY, PCB, ASC/3 MAIN 110V

| <mark>Envir. Compl.</mark> R | |
|---|-----|
| Manufacturer Part | |
| Manufacturer | |
| UOM Reference Designator EA | U25 |
| <u>Qty</u> . 1 | |
| Description IC,LOGIC,74AHC1G32, SINGLE INPUT OR GATE,SOT23-5 | |
| Rev. NC | |
| Part Number 1036-032 | |
| ltem 86 | |

SN74AHC1G32DBV

TEXAS INSTRUMENTS

Proprietary and Confidential to Econolite Control Products, Inc.

| ヒ |
|---------|
| Ō |
| Sep |
| 2 E |
| Ō |
| |
|) Ve |
| Le |
| gle |
| ing |
| S |

October 3, 2008 12:10:02 PM ~

Page jguest

Econolite Control Products, Inc. Production BOM No. 100-1013-502 -Rev. NC ASSY,PCB,MAIN,220V,ASC/3

| 1 1 1 | Part Number 100-1013-501 | Rev. | Description ASSY, PCB, ASC/3 MAIN 110V | <u>_</u> _ | UOM EA | Reference Designator | Manufacturer | Manufacturer Part | Envir. Compl. |
|-------------|------------------------------------|------|--|------------|-----------|----------------------|---------------------|-------------------|---------------|
| N | 31263P103 | 7 | RES 33K 3W 5% W/W | 7 | EA | | | | |
| | | | | | | R7 R9 | | | |
| | | | | | | | CALIFORNIA RESISTOR | SA 31-3W-33K 5% | |
| | | | | | | | DALE/VISHAY | RS-5-33K-SW-5% | |
| | | | | | | | SAGE | 1240S-33K 5% | |
| | | | | | | | SEI | WW5 33K 5% R | |
| б | 31770P3 | ш | VARISTOR 75 JOULES 289V-430V METAL OXIDE | ო | EA | | | | |
| | | | | | | RV1-3 | | | |

V 275LA 20A

GE/HARRIS

Proprietary and Confidential to Econolite Control Products, Inc.

Econolite Control Products, Inc. Production BOM No. 100-1046-501 -Rev. B ASSY., KIT, ETHERNET, ASC/3

| <u>1tem</u> | Part Number 100-1006-501 | Rev. D | Description ASSY,PCB, ASC/3, ETHERNET | <u>aty.</u> 1 | <u>UOM</u> <u>Reference Designator</u> EA | Manufacturer | Manufacturer Part | Envir. Compl. |
|-------------|-----------------------------|-----------|---|------------------|--|--------------|-------------------|---------------|
| 7 | 1208-009 | NC | BRACKET , 343X.375,2X4-40, .062 STL,ZINC PLATE | 7 | EA | | | |
| с | 1245-001 | NC | SCREW-PAN HD.PH,NYLOCK, STL | N | EA | KEYSTONE | 621 | |
| 4 | 100-1038-501 | ш | ASSY, RIBBON CABLE 40 PIN ASC/3 | ~ | EA | KAD | 0404M PPPA | |
| 5 | N404P11B | NC | WSHR LK INT #4 STL ZINC PLATED | 7 | EA | | | |
| 9 | MWI-09-151 | NC | ASC/3 ETHERNET KIT ASSY,INS | 0 | REF | | | |

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:13:18 PM ~ **Page** jguest
Econolite Control Products, Inc. Production BOM No. 100-1084-501 -Rev. A ASSY,ASC/3 TELEMETRY,9 PIN FSK MODULE

| 1tem 1 | Part Number 100-1085-001 | Rev. NC | Description PLATE,FRONT,TELEMETRY,D9 ASC/3 | <u>_</u> _ | UOM Reference Designator EA | Manufacturer | Manufacturer Part | Envir. Compl. |
|-----------|-----------------------------|------------|---|--------------|--------------------------------|----------------------|-------------------|---------------|
| 4 | 100-1091-501 | O N | ASSY,PCB,TELEMETRY,CONN D ASC/3 | ~ | EA | | | |
| വ | 100-1093-501 | В | ASSY,PCB,TELEMETRY,MAIN,AS | ~ | EA | | | |
| Q | 31348P58 | D | BLOCK LATCHING REAR PNL 2 PER PKG (.090 PNL) | . | ¥ | | | |
| ω | 33230P7 | S | SCREW,CAP PANEL,4-40 X.375,S | Ν | EA | AMP | 747080-2 | |
| S | 1333-002 | S | RING,RETAINING, 187 X .015 EXTERNAL,SS | Ν | EA | RAF ELECTRONIC HARDW | 378-S-26 | |
| 10 | 1208-014 | NC | BRACKET, 343 X .375,4-40,STL ZINC PLATE | р | EA | ROTOR CLIP | E-9SS | |
| 13 | N 80P9004C | S | SCREW,PNH PH,4-40 X .250 STL | 7 | EA | KEYSTONE | 612 | |
| 4 | N44P9005C | NC | SCREW,FILH SLT,4-40 X .312 STL | ო | EA | | | |

October 3, 2008 12:10:49 PM ~ **Page** jguest

October 3, 2008 12:10:49 PM 2

Page jguest

Econolite Control Products, Inc.

Production BOM No. 100-1084-501 -Rev. A ASSY,ASC/3 TELEMETRY,9 PIN

| 15 15 | Part Number N80P9003C | Rev. NC | Description SCRW #4 x 3/16 L PH PHIL | Qty. 2 | UOM Reference Designator EA | <u>Manufacturer</u> | <u>Manufacturer Part</u> | Envir. Compl. |
|----------|--------------------------|------------|---|-----------|--------------------------------|-------------------------|--------------------------|---------------|
| | | | STL | | | | | |
| 16 | 32289P1 | т | JUMPER SHORTING | 18 | EA | | | |
| | | | | | | | | |
| | | | | | | AMP | 390088-2 | |
| | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B | |
| | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B BLUE | |

Proprietary and Confidential to Econolite Control Products, Inc.

Econolite Control Products, Inc. Production BOM No. 100-1084-502 -Rev. A ASSY,ASC/3 TELEMETRY,25 PIN FSK MODULE

| 1 tem | Part Number 100-1085-002 | NC NC | Description PLATE,FRONT,TELEMETRY,D25 ASC/3 | <u>Oty</u> | UOM EA | eference Designator | <u>Manufacturer</u> | Manufacturer Part | Envir. Compl. |
|----------|-----------------------------|----------|--|--------------|-----------|---------------------|----------------------|-------------------|---------------|
| 4 | 100-1092-501 | ۲ | ASSY,PCB,TELEMETRY,CONN D ASC/3 | ~ | EA | | | | |
| 2 | 100-1093-501 | а | ASSY,PCB,TELEMETRY,MAIN,AS | . | EA | | | | |
| Q | 31348P12 | Þ | SPRING LATCH KIT(9-37) 1 SET PER PKG | | EA | | | | |
| ω | 33230P7 | NC | SCREW,CAP PANEL,4-40 X.375,S | N | EA | _ | ITT CANNON | D110277 | |
| o | 1333-002 | S | RING,RETAINING.,187 X .015 EXTERNAL,SS | Ν | EA | L | RAF ELECTRONIC HARDW | 378-S-26 | |
| 10 | 1208-014 | NC | BRACKET , 343 X .375,4-40,STL ZINC PLATE | 7 | EA | | ROTOR CLIP | E-9SS | |
| 13 | N80P9004C | S | SCREW, PNH PH,4-40 X .250 STL | 7 | EA | | KEYSTONE | 612 | |
| 4 | N44P9005C | NC | SCREW, FILH SLT,4-40 X .312 STL | | EA | | | | |

October 3, 2008 12:12:17 PM ~ **Page** jguest

October 3, 2008 12:12:17 PM 2

Page jguest

Econolite Control Products, Inc.

Production BOM No. 100-1084-502 -Rev. A ASSY,ASC/3 TELEMETRY,25 PIN

| 15 15 | Part Number N80P9003C | Rev. NC | Description SCREW,PNH PH,4-40 X.188 Scri | 2 Oty. | | Reference Designator | <u>Manufacturer</u> | <u>Manufacturer Part</u> | Envir. Compl. |
|----------|--------------------------|------------|--|--------|----|----------------------|-------------------------|--------------------------|---------------|
| 9 | 32289P1 | т | SIL JUMPER SHORTING | 18 | EA | | | | |
| | | | | | | | AMP | 390088-2 | |
| | | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B | |
| | | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B BLUE | |

Proprietary and Confidential to Econolite Control Products, Inc.

Econolite Control Products, Inc. Production BOM No. 100-1084-503 -Rev. A ASSY,ASC/3 TELEMETRY,9 PIN RS232 MODULE

| <u>1tem</u> | Part Number 100-1085-001 | Rev. NC | <mark>Description</mark> PLATE,FRONT,TELEMETRY,D9 ASC/3 | <u>∆ty</u> | <u>UOM</u> Reference Designator EA | Manufacturer | Manufacturer Part | Envir. Co |
|-------------|-----------------------------|------------|---|------------|---------------------------------------|----------------------|-------------------|-----------|
| 4 | 100-1091-501 | NC | ASSY,PCB,TELEMETRY,CONN D ASC/3 | - | EA | | | |
| Q | 100-1093-501 | Ш | ASSY,PCB,TELEMETRY,MAIN,AS | ~ | EA | | | |
| Q | 31348P58 | Þ | BLOCK LATCHING REAR PNL 2 PER PKG (.090 PNL) | ~ | Å | | | |
| ω | 33230P7 | NC | SCREW,CAP PANEL,4-40 X.375,S | 7 | EA | AMP | 747080-2 | |
| o | 1333-002 | S | RING,RETAINING,,187 X .015 EXTERNAL,SS | р | EA | RAF ELECTRONIC HARDW | 378-S-26 | |
| 6 | 1208-014 | NC | BRACKET, 343 X.375,4-40,STL ZINC PLATE | Ν | EA | ROTOR CLIP | SSC -i | |
| 5 | N80P9004C | NC | SCREW, PNH PH,4-40 X .250 STL | р | EA | KEYSTONE | 612 | |
| 4 | N44P9005C | S | SCREW,FILH SLT,4-40 X .312 STL | с | EA | | | |

October 3, 2008 12:12:37 PM -**Page** jguest mpl.

Econolite Control Products, Inc.

Production BOM No. 100-1084-503 -Rev. A ASSY,ASC/3 TELEMETRY,9 PIN

| 15 15 | Part Number N80P9003C | Rev. NC | Description SCRW #4 x 3/16 L PH PHIL STL | <u>Qty.</u> 2 | EA EA | Reference Designator | Manufacturer | Manufacturer Part | Envir. Compl. |
|----------|--------------------------|------------|--|------------------|----------|----------------------|-------------------------|-------------------|---------------|
| 9 | 32289P1 | т | JUMPER SHORTING | 18 | EA | | | | |
| | | | | | | | AMP | 390088-2 | |
| | | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B | |
| | | | | | | | CIRCUIT ASSEMBLY | CA-02SJC-B BLUE | |

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:12:37 PM 2 **Page** jguest

Econolite Control Products, Inc. Production BOM No. 100-1084-504 -Rev. A ASSY,ASC/3 TELEMETRY,25 PIN RS232 MODULE

| 1 1 | Part Number 100-1085-002 | Rev. NC | <u>Description</u> PLATE,FRONT,TELEMETRY,D25 ASC/3 | <u>dty</u> . − | <u>UOM</u> <u>Reference Designator</u> EA | Manufacturer | Manufacturer Part | Envir. Compl. |
|--------|-----------------------------|------------|--|-------------------|--|----------------------|-------------------|---------------|
| 4 | 100-1092-501 | ۲ | ASSY,PCB,TELEMETRY,CONN D ASC/3 | | EA | | | |
| ы | 100-1093-501 | ш | ASSY,PCB,TELEMETRY,MAIN,AS | - | EA | | | |
| Q | 31348P12 | Þ | SPRING LATCH KIT(9-37) 1 SET PER PKG | - | EA | | | |
| ω | 33230P7 | SN | SCREW, CAP PANEL, 4-40 X.375, S | N | EA | ITT CANNON | D110277 | |
| σ | 1333-002 | SN | RING,RETAINING., 187 X .015 EXTERNAL,SS | 2 | EA | RAF ELECTRONIC HARDW | 378-S-26 | |
| 6 | 1208-014 | NC | BRACKET, 343 X. 375,4-40,STL ZINC PLATE | Ν | EA | ROTOR CLIP | SS6-3 | |
| 5 | N80P9004C | SC | SCREW, PNH PH,4-40 X .250 STL | 5 | EA | KEYSTONE | 612 | |
| 4 | N44P9005C | NC | SCREW ,FILH SLT,4-40 X .312 STL | ~ | EA | | | |

October 3, 2008 12:12:57 PM ~ **Page** jguest

Econolite Control Products, Inc.

Production BOM No. 100-1084-504 -Rev. A ASSY,ASC/3 TELEMETRY,25 PIN

| Envir. Compl. | | | | | |
|--|-----|-----------------|----------|------------------|------------------|
| <u>Manufacturer Part</u> | | | 390088-2 | CA-02SJC-B | CA-02SJC-B BLUE |
| Manufacturer | | | AMP | CIRCUIT ASSEMBLY | CIRCUIT ASSEMBLY |
| <u>M</u> ▲ | | ٩ | | | |
| ы П П | | Ш | | | |
| <u>9</u> ≤ | | 18 | | | |
| Description SCREW,PNH PH,4-40 X.188 | STL | JUMPER SHORTING | | | |
| Rev. NC | | т | | | |
| Part Number N80P9003C | | 32289P1 | | | |
| 15 15 | | 16 | | | |

Proprietary and Confidential to Econolite Control Products, Inc.

October 3, 2008 12:12:58 PM 2 **Page** jguest

10. APPENDIX E: SYSTEM INTERCONNECTION

A master transceiver can be interconnected with a number of local transceivers to make up a system. If a leased line is used for interconnection, up to 19 local transceivers can be connected. If customer-owned twisted pair lines are used, up to 24 local transceivers can be connected. Each transmitter output is essentially an open circuit unless it is ON. Each receiver has an input impedance of 15 kilohms.

The master transceiver can have either one or two Telemetry modules, allowing the system to be interconnected by either one or two data channels. For each channel, the master transmitter outputs are connected by a 2-wire command line that is connected to all local receiver inputs. The master receiver inputs and all local transmitter outputs are connected to another 2-wire read-back line. Transient protection on these lines is achieved with a Telemetry Interface Board (TIB) or a Communications Transient Suppressor (CTS) installed in the cabinets between each transceiver and the communication lines.

This page is left blank intentionally.

11.1. Introduction

Telephone Companies offer several types of networks designed for lease-line service. This guide is intended to assist Econolite system users and their local telephone company with installation of the proper data transmission lines required for Econolite systems.

Econolite recommends the **Broadcast Polling Multipoint Method** as a cost-effective and reliable means of networking traffic control equipment. "Polling" refers to the method in which a Master station addresses a particular local station anticipating a data response. Upon completion of the data transaction, the next local station is polled. Econolite utilizes this method but employs full duplex communications, whereby the Master station addresses the next local station while simultaneously receiving data from a previously addressed station.

The system consists of a single Master station, ASC/2M-1000 Zone Master or KMCE-10,000 Arterial Master and 1 to 24 local stations with any combination of the following controllers: ASC/3, ASC/2(S) family, the CBD, ASC-8000, ASC-8000RM, KMCE-8000, KFT-18/2400. All transmissions from the master station are simultaneously received by all local stations while all transmissions from local stations are received only by the master. Thus, the master station controls the network and no interaction between the local stations occurs.

The following specifications define telephone company lease-line requirements for Econolite Master/Local station networking. Econolite telemetry module modem design specifications are also enclosed to assist in telephone company circuit design. Further assistance from Econolite is available upon request.

Schematics and assembly drawings for the controller are listed below in the order that they appear in this chapter. These are subject to revision due to design changes made after the revision date of this manual. Contact Econolite if revised drawings are required.

11.2. Lease-Line Specification

| Line Type: | Voice Grade |
|----------------------------------|--|
| Interconnect Method: | Broadcast Polling Multipoint |
| Drops: | 20 Points or 4,000 Facility Miles |
| Battery Voltage: | DC Voltage shall not be present on the line between tip and ring or tip, ring, and ground |
| Data Signal Power: | Maximum Transmitted: 0 dBm (3 second average) +13 dBm (instantaneous) Received: -16 dBm ±1 dB |
| Loss Variation: | No more than ±4 dB long term (12 dB to 20 dB) |
| | No more than $\pm 3 \text{ dB}$ short term |
| Terminal Equipment Impedance: | $600~\Omega \pm 10\%$ resistive over the voiceband and balanced |
| Isolation To Ground: | At least 50 kΩ AC (300-3000 Hz) |
| Breakdown Voltage: | At least 1500 VRMS at 60 Hz |
| Channel Requirements: | Two channels minimum: (1) transmit, (1) receive. This is equivalent to one Econolite telemetry channel. For systems larger than 10 intersection controllers, Econolite recommends the use of two telemetry channels (four leased- lines) to ensure full data communications within 1 second. |

11.3. Econolite Telemetry Module Modem Specifications

11.3.1. Transmitter Characteristics

| Transmitter: | Digital-to-FSK modulator |
|-----------------------|--|
| Output Level: | 0 dBm $\pm 15\%$ into a 600 Ω load adjustable to +6 dBm |
| Transmit Frequencies: | 2200 Hz represents a digital LOW |
| | 1200 Hz represents a digital HIGH |
| | |

Frequency Stability: ±1 Hz over the operating temperature range

11.3.2. Receiver Characteristics

| Receiver: | FSK-to-digital demodulator |
|--------------------------------|---|
| Signal-To-Noise: (In- band) | +10 dB or greater |
| Signal-To-60 Hz Noise: | Greater than -50 dB at an input signal level of 50 mV |
| Receiver Sensitivity | -34 dBm |
| Receiver Frequency: | 2200 Hz represents a digital LOW |
| | 1200 Hz represents a digital HIGH |
| Common Mode Rejection | Greater than 40 dB |
| (Input) | |

11.3.3. Data Channel Characteristics

| Communication Line: | Unconditioned type 3002 voice grade, four-wire private |
|-----------------------|---|
| | line channel, or equivalent |
| Line Impedance: | 600 Ω |
| Type of Transmission: | Time division multiplex/frequency shift keying |
| Baud Rate: | 1200 bps |
| Word Length: | Eight bits plus odd vertical parity |
| Command Message: | Three words plus odd horizontal parity |
| Readback Message: | Two words plus odd horizontal parity with phantom |
| | address |
| Channel Capacity: | Twenty-five messages per second |
| Channel Operation: | One command message containing cycle, offset, split, |
| | master zero, and four special function commands is |
| | simultaneously transmitted to all local transceivers. Up to |
| | twenty-four command messages per second are then |
| | transmitted requesting status readbacks, data and |
| | special command and information. |

This page is left blank intentionally.

12. APPENDIX G: HW DIAGNOSTIC LOOPBACK CABLES

12.1. General Information

When performing the Auto-Loop diagnostic test that automatically cycles through all of the individual diagnostic tests in sequence, the ASC/3 controller power should be disconnected and all loopback cables should be installed before the Auto-Loop test is started. When performing individual tests that require a loopback cable, power should be disconnected before the loopback cable is installed.

The following tables describe the configuration of each of the individual ASC/3 controller loopback cables.

| WIRE NO. | PREP ITEM | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | TO ITEM | TO TERM | TO FIT | REMARKS |
|-------------|--------------|--------------------|--------------|--------------|-------------|------------|------------|--------|------------------------------|
| 1 | 1 | 8 | PA | f | С | PA | S | С | 26 WHT |
| 2 | 1 | 8 | PA | g | С | PA | Z | С | 26 WHT |
| 3 | 1 | 8 | PA | h | С | PA | D | С | 26 WHT |
| 4 | 1 | 8 | PA | Ν | С | PA | t | С | 26 WHT |
| 5 | 1 | 8 | PA | EE | С | PA | а | С | 26 WHT |
| 6 | 1 | 8 | PA | FF | С | PA | E | С | 26 WHT |
| 7 | 1 | 8 | PA | W | С | PA | DD | С | 26 WHT |
| 8 | 1 | 8 | PA | Р | С | PA | u | С | 26 WHT |
| 9 | 1 | 8 | PA | Т | С | PA | CC | С | 26 WHT-W/NEXT WIRE |
| 10 | 1 | 8 | PA | CC | С | PA | R | С | 26 WHT-W/NEXT WIRE |
| 11 | 1 | 8 | PA | R | С | PA | AA | С | 26 WHT |
| 12 | 1 | 8 | PA | S | С | PA | r | С | 26 WHT-W/NEXT WIRE |
| 13 | 1 | 8 | PA | r | С | PA | k | С | 26 WHT |
| 14 | 1 | 8 | PA | BB | С | PA | Y | С | 26 WHT-W/NEXT WIRE |
| 15 | 1 | 8 | PA | Y | С | PA | j | С | 26 WHT |
| 16 | 1 | 8 | PA | m | С | PA | Х | С | 26 WHT-W/NEXT WIRE |
| 17 | 1 | 8 | PA | Х | С | PA | Z | С | 26 WHT |
| 18 | 1 | 8 | PA | K | С | PA | С | С | 26 WHT |
| 19 | 1 | 8 | PA | L | С | PA | b | С | 26 WHT |
| 20 | 1 | 8 | PA | М | С | PA | F | С | 26 WHT |
| 21 | 1 | 8 | PA | n | С | PA | J | С | 26 WHT |
| 22 | 1 | 8 | PA | V | С | PA | Н | С | 26 WHT |
| 23 | 1 | 8 | PA | i | С | PA | G | С | 26 WHT |
| 24 | 1 | 8 | PA | Х | С | PA | е | С | 26 WHT |
| 25 | 1 | 8 | PA | GG | С | PA | d | С | 26 WHT |
| 26 | 1 | 8 | PA | Α | С | PA | q | С | 26 WHT |
| 27 | 1 | 8 | PA | С | С | PA | HH | С | 26 WHT-W/NEXT WIRE |
| 28 | 1 | 8 | PA | HH | С | PA | у | С | 26 WHT |
| 29 | 2 | 6 | PWR | AC+ | S | PA | р | С | 20 BLK SPLICE W/PWR CORD BLK |
| 30 | 3 | 6 | PWR | AC- | S | PA | U | С | 20 WHT SPLICE W/PWR CORD WHT |
| 31 | 4 | 6 | PWR | GND | S | PA | V | С | 20 GRN SPLICE W/PWR CORD GRN |

33279G1 ASC/3-2100 A Connector Loopback Cable

33279G2 ASC/3-2100 B Connector Loopback Cable

| FROM ITEM | FROM TERM | FROM FIT | TO ITEM | TO TERM | TO FIT | REMARKS |
|-----------|-----------|----------|---------|---------|--------|-------------|
| PB | N | С | PB | D | С | W/NEXT WIRE |
| PB | D | С | PB | AA | С | |
| PB | Р | С | PB | E | С | W/NEXT WIRE |
| PB | E | С | PB | р | С | |
| PB | i | С | PB | F | С | W/NEXT WIRE |
| PB | F | С | PB | q | С | |
| PB | R | С | PB | Y | С | W/NEXT WIRE |
| PB | Y | С | PB | FF | С | |
| PB | m | С | PB | Z | С | W/NEXT WIRE |
| PB | Z | С | PB | HH | С | W/NEXT WIRE |
| PB | HH | С | PB | Т | С | W/NEXT WIRE |
| PB | Т | С | PB | а | С | W/NEXT WIRE |
| PB | а | С | PB | DD | С | |
| PB | j | С | PB | S | С | W/NEXT WIRE |
| PB | S | С | PB | А | С | |
| PB | U | С | PB | r | С | |
| PB | V | С | PB | t | С | |
| PB | L | С | PB | b | С | W/NEXT WIRE |
| PB | b | С | PB | GG | С | |
| PB | М | С | PB | С | С | W/NEXT WIRE |
| PB | С | С | PB | BB | С | |
| PB | h | С | PB | G | С | W/NEXT WIRE |
| PB | G | С | PB | CC | С | |
| PB | g | С | PB | d | С | W/NEXT WIRE |
| PB | d | С | PB | w | С | |
| PB | n | С | PB | Н | С | W/NEXT WIRE |
| PB | Н | С | PB | EE | С | W/NEXT WIRE |
| PB | EE | С | PB | k | С | W/NEXT WIRE |
| PB | k | С | PB | J | С | W/NEXT WIRE |
| PB | J | С | PB | u | С | |
| PB | х | С | PB | е | С | W/NEXT WIRE |
| PB | е | С | PB | С | С | |
| PB | S | С | PB | К | С | |
| PB | Z | С | PB | f | С | W/NEXT WIRE |
| PB | f | С | PB | В | С | W/NEXT WIRE |
| PB | В | С | PB | W | С | W/NEXT WIRE |
| PB | W | С | PB | Х | С | W/NEXT WIRE |
| PB | Х | С | PB | V | С | W/NEXT WIRE |
| PB | v | С | PB | у | С | |

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | ΤΟ ΙΤΕΜ | TO TERM | TO FIT | REMARKS |
|-------------|------------------------|--------------------|--------------|--------------|-------------|---------|------------|--------|-------------|
| 1 | 26 AWG WHT | 8 | PC | Р | С | PC | i | С | W/NEXT WIRE |
| 2 | 26 AWG WHT | 8 | PC | i | С | PC | К | С | W/NEXT WIRE |
| 3 | 26 AWG WHT | 8 | PC | К | С | PC | М | С | |
| 4 | 26 AWG WHT | 8 | PC | R | С | PC | J | С | W/NEXT WIRE |
| 5 | 26 AWG WHT | 8 | PC | J | С | PC | L | С | W/NEXT WIRE |
| 6 | 26 AWG WHT | 8 | PC | L | С | PC | DD | С | |
| 7 | 26 AWG WHT | 8 | PC | m | С | PC | Н | С | W/NEXT WIRE |
| 8 | 26 AWG WHT | 8 | PC | Н | С | PC | Ν | С | |
| 9 | 26 AWG WHT | 8 | PC | n | С | PC | j | С | W/NEXT WIRE |
| 10 | 26 AWG WHT | 8 | PC | j | С | PC | k | С | |
| 11 | 26 AWG WHT | 8 | PC | а | С | PC | PP | С | |
| 12 | 26 AWG WHT | 8 | PC | u | С | PC | НН | С | |
| 13 | 26 AWG WHT | 8 | PC | v | С | PC | А | С | |
| 14 | 26 AWG WHT | 8 | PC | Z | С | PC | В | С | |
| 15 | 26 AWG WHT | 8 | PC | Y | С | PC | С | С | |
| 16 | 26 AWG WHT | 8 | PC | S | С | PC | g | С | W/NEXT WIRE |
| 17 | 26 AWG WHT | 8 | PC | g | С | PC | AA | С | |
| 18 | 26 AWG WHT | 8 | PC | Т | С | PC | h | С | W/NEXT WIRE |
| 19 | 26 AWG WHT | 8 | PC | h | С | PC | z | С | |
| 20 | 26 AWG WHT | 8 | PC | р | С | PC | G | С | W/NEXT WIRE |
| 21 | 26 AWG WHT | 8 | PC | G | С | PC | CC | С | |
| 22 | 26 AWG WHT | 8 | PC | q | С | PC | LL | С | W/NEXT WIRE |
| 23 | 26 AWG WHT | 8 | PC | LL | С | PC | BB | С | |
| 24 | 26 AWG WHT | 8 | PC | V | С | PC | f | С | W/NEXT WIRE |
| 25 | 26 AWG WHT | 8 | PC | f | С | PC | KK | С | |
| 26 | 26 AWG WHT | 8 | PC | U | С | PC | E | С | W/NEXT WIRE |
| 27 | 26 AWG WHT | 8 | PC | E | С | PC | у | С | |
| 28 | 26 AWG WHT | 8 | PC | EE | С | PC | F | С | W/NEXT WIRE |
| 29 | 26 AWG WHT | 8 | PC | F | С | PC | NN | С | |
| 30 | 26 AWG WHT | 8 | PC | r | С | PC | JJ | С | W/NEXT WIRE |
| 31 | 26 AWG WHT | 8 | PC | JJ | С | PC | MM | С | |
| 32 | 26 AWG WHT | 8 | PC | t | С | PC | х | С | W/NEXT WIRE |
| 33 | 26 AWG WHT | 8 | PC | х | С | PC | w | С | |
| 34 | 26 AWG WHT | 8 | PC | W | С | PC | е | С | W/NEXT WIRE |
| 35 | 26 AWG WHT | 8 | PC | е | С | PC | С | С | |
| 36 | 26 AWG WHT | 8 | PC | Х | С | PC | D | С | W/NEXT WIRE |
| 37 | 26 AWG WHT | 8 | PC | D | С | PC | GG | С | |
| 38 | 26 AWG WHT | 8 | PC | S | С | PC | d | С | W/NEXT WIRE |
| 39 | 26 AWG WHT | 8 | PC | d | С | PC | FF | С | W/NEXT WIRE |
| 40 | 26 AWG WHT | 8 | PC | FF | С | PC | b | С | |

33279G3 ASC/3-2100 C Connector Loopback Cable

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | то ітем | TO TERM | TO FIT | REMARKS |
|-------------|------------------------|--------------------|--------------|--------------|-------------|---------|------------|--------|-------------|
| 1 | 26 AWG WHT | 8 | D | 1 | С | D | 57 | С | |
| 2 | 26 AWG WHT | 8 | D | 2 | С | D | 50 | С | |
| 3 | 26 AWG WHT | 8 | D | 5 | С | D | 60 | С | W/NEXT WIRE |
| 4 | 26 AWG WHT | 8 | D | 60 | С | D | 49 | С | |
| 5 | 26 AWG WHT | 8 | D | 8 | С | D | 61 | С | |
| 6 | 26 AWG WHT | 8 | D | 11 | С | D | 55 | С | |
| 7 | 26 AWG WHT | 8 | D | 15 | С | D | 56 | С | |
| 8 | 26 AWG WHT | 8 | D | 21 | С | D | 58 | С | |
| 9 | 26 AWG WHT | 8 | D | 22 | С | D | 9 | С | |
| 10 | 26 AWG WHT | 8 | D | 23 | С | D | 38 | С | |
| 11 | 26 AWG WHT | 8 | D | 24 | С | D | 3 | С | |
| 12 | 26 AWG WHT | 8 | D | 27 | С | D | 12 | С | |
| 13 | 26 AWG WHT | 8 | D | 28 | С | D | 36 | С | |
| 14 | 26 AWG WHT | 8 | D | 29 | С | D | 10 | С | |
| 15 | 26 AWG WHT | 8 | D | 32 | С | D | 6 | С | |
| 16 | 26 AWG WHT | 8 | D | 33 | С | D | 4 | С | |
| 17 | 26 AWG WHT | 8 | D | 34 | С | D | 47 | С | |
| 18 | 26 AWG WHT | 8 | D | 41 | С | D | 20 | С | |
| 19 | 26 AWG WHT | 8 | D | 42 | С | D | 13 | С | |
| 20 | 26 AWG WHT | 8 | D | 43 | С | D | 16 | С | |
| 21 | 26 AWG WHT | 8 | D | 44 | С | D | 14 | С | |
| 22 | 26 AWG WHT | 8 | D | 45 | С | D | 19 | С | |
| 23 | 26 AWG WHT | 8 | D | 46 | С | D | 18 | С | |
| 24 | 26 AWG WHT | 8 | D | 48 | С | D | 17 | С | |
| 25 | 26 AWG WHT | 8 | D | 51 | С | D | 25 | С | |
| 26 | 26 AWG WHT | 8 | D | 52 | С | D | 30 | С | |
| 27 | 26 AWG WHT | 8 | D | 53 | С | D | 26 | С | W/NEXT WIRE |
| 28 | 26 AWG WHT | 8 | D | 26 | С | D | 40 | С | |
| 29 | 26 AWG WHT | 8 | D | 54 | С | D | 31 | С | W/NEXT WIRE |
| 30 | 26 AWG WHT | 8 | D | 31 | С | D | 35 | С | |
| 31 | 26 AWG WHT | 8 | D | 59 | С | D | 37 | С | W/NEXT WIRE |
| 32 | 26 AWG WHT | 8 | D | 37 | С | D | 39 | С | |

33279G4 ASC/3-2100 D Connector Loopback Cable

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | ΤΟ ΙΤΕΜ | TO TERM | TO FIT | REMARKS |
|-------------|------------------------|--------------------|--------------|--------------|-------------|---------|------------|--------|----------------------|
| 1 | 26 AWG WHT | 8 | P3 | 9 | С | P3 | 3 | С | W/NEXT WIRE |
| 2 | 26 AWG WHT | 8 | P3 | 3 | С | P3 | 4 | С | W/NEXT WIRE |
| 3 | 26 AWG WHT | 8 | P3 | 4 | С | P3 | 14 | С | W/NEXT WIRE |
| 4 | 26 AWG WHT | 8 | P3 | 14 | С | P3 | 15 | С | |
| 5 | 26 AWG WHT | 8 | P3 | 22 | С | P3 | 2 | С | W/NEXT WIRE |
| 6 | 26 AWG WHT | 8 | P3 | 2 | С | P3 | 1 | С | W/NEXT WIRE |
| 7 | 26 AWG WHT | 8 | P3 | 1 | С | P3 | 17 | С | W/NEXT WIRE |
| 8 | 26 AWG WHT | 8 | P3 | 17 | С | P3 | 20 | С | |
| 9 | 26 AWG WHT | 8 | P3 | 10 | С | P3 | 5 | С | W/NEXT WIRE |
| 10 | 26 AWG WHT | 8 | P3 | 5 | С | P3 | 7 | С | W/NEXT WIRE |
| 11 | 26 AWG WHT | 8 | P3 | 7 | С | P3 | 21 | С | W/NEXT WIRE |
| 12 | 26 AWG WHT | 8 | P3 | 21 | С | P3 | 18 | С | |
| 13 | 26 AWG WHT | 8 | P3 | 23 | С | P3 | 19 | С | W/NEXT WIRE |
| 14 | 26 AWG WHT | 8 | P3 | 19 | С | P3 | 8 | С | W/NEXT WIRE |
| 15 | 26 AWG WHT | 8 | P3 | 8 | С | P3 | 6 | С | W/NEXT WIRE |
| 16 | 26 AWG WHT | 8 | P3 | 6 | С | P3 | 16 | С | |
| 17 | | | R1 | 1 | S | R3 | 1 | S | INSTALL ASSY IN CONN |
| 18 | | | R1 | 2 | S | R4 | 1 | S | INSTALL ASSY IN CONN |
| 19 | | | R2 | 1 | S | R3 | 2 | S | INSTALL ASSY IN CONN |
| 20 | | | R2 | 2 | S | R4 | 2 | S | INSTALL ASSY IN CONN |
| 21 | 26 AWG WHT | 8 | R3 | 2 | S | P3 | 12 | С | TRANSMIT 1 |
| 22 | 26 AWG WHT | 8 | R4 | 2 | S | P3 | 13 | С | TRANSMIT 2 |
| 23 | 26 AWG WHT | 8 | R3 | 1 | S | P3 | 24 | С | RECEIVE 1 |
| 24 | 26 AWG WHT | 8 | R4 | 1 | S | P3 | 25 | С | RECEIVE 2 |

33279G5 25 pin FSK Loopback Diagnostic Cable

33279G6 9 pin FSK Loopback Cable

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | TO ITEM | TO FIT | TO FIT |
|-------------|---------------------|--------------------|-----------|--------------|----------|---------|--------|--------|
| 1 | 26 AWG WHT | 8 | P7 | 1 | С | P7 | 4 | С |
| 2 | 26 AWG WHT | 8 | P7 | 2 | С | P7 | 5 | С |

33279G7 15 pin SDLC Loopback Cable

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | TO ITEM | TO TERM | TO FIT |
|-------------|---------------------|--------------------|-----------|--------------|----------|---------|---------|--------|
| 1 | 26 AWG WHT | 8 | P5 | 1 | С | P5 | 5 | С |
| 2 | 26 AWG WHT | 8 | P5 | 3 | С | P5 | 7 | С |
| 3 | 26 AWG WHT | 8 | P5 | 9 | С | P5 | 13 | С |
| 4 | 26 AWG WHT | 8 | P5 | 11 | С | P5 | 15 | С |

33279G8 25 pin Port 2 Loopback Cable

| 1 | 26 AWG WHT | 6.5 | P2 | 2 | С | P2 | 3 | С | TXD/RXD |
|---|------------|-----|----|----|---|----|---|---|----------------------|
| 2 | 26 AWG WHT | 6.5 | P2 | 4 | С | P2 | 5 | С | RTS/CTS |
| 3 | 26 AWG WHT | 6.5 | P2 | 20 | С | P2 | 6 | С | DTR/DSR-TO NEXT WIRE |
| 4 | 26 AWG WHT | 6.5 | P2 | 6 | С | P2 | 8 | С | DSR/DCD |

100-1044-501 Port 3A test cable

33279G10 Telemetry Interface

| WIRE NO. | DESCRIPTION OF WIRE | LENGTH (INCHES) | FROM ITEM | FROM TERM | FROM FIT | TO ITEM | TO TERM | TO FIT |
|-------------|------------------------|--------------------|--------------|--------------|-------------|---------|---------|-----------|
| 1 | 26 AWG WHT | 8 | P1 | 1 | С | P1 | 7 | С |
| 2 | 26 AWG WHT | 8 | P1 | 2 | С | P1 | 3 | С |

Ethernet Crossover Cable

| Wire No. | From P1 | To P2 |
|----------|---------|-------|
| 1 | 1 | 3 |
| 2 | 2 | 6 |
| 3 | 3 | 1 |
| 4 | 4 | 2 |
| 5 | 5 | 4 |
| 6 | 6 | 5 |
| 7 | 7 | 7 |
| 8 | 8 | 8 |

32864G1 ASC-2S/1000 Power Cable

| ITEM # | WIRE | LENGTH " | FROM/TERM | TO/TERM |
|--------|------------------------|----------|-----------|---------------|
| 1 | 18 AWG GRN | 6 | P1-H | P1-SHL |
| 2 | PWR CORD 18 AWG 3 COND | 72 | P1-C | PWR-BLK (AC+) |
| 3 | PWR CORD 18 AWG 3 COND | 72 | P1-A | PWR-WHT (AC-) |
| 4 | PWR CORD 18 AWG 3 COND | 72 | P1-H | PWR-GRN (CG) |

13. APPENDIX H: TS1 SUITCASE DIAGNOSTIC TESTING

13.1. General Information

The TS1 Suitcase test allows the user to verify if controller inputs (as supplied by the suitcase tester) are operating correctly. Each input from the suitcase tester will display as an "X" if asserted, and displays a "." (period) when not asserted. The display position of the input under test is determined by the address of the input

The display positions are organized in bytes, so the top line of display positions will display inputs 0x00 to 0x1F, the next line down will display inputs 0x20 to 0x3F, etc.

This test has no specific pass/fail criteria since it is intended for use as a troubles-shooting tool only.

SCREEN HD-D

| ASC/3 TS2 I/O ADDRESS TABLE on | Туре | I/O Address | Connector Designation. |
|--------------------------------|------|-------------|------------------------|
| Phase 2 Vehicle Detector | [I] | 0x00 | A-K |
| Phase 2 Pedestrian Detector | [I] | 0x01 | A-L |
| Stop Time (Ring 1) | [I] | 0x02 | A-N |
| Inhibit Max Term (Ring 1) | [I] | 0x03 | A-P |
| External Start | [I] | 0x04 | A-R |
| Interval Advance | [I] | 0x05 | A-S |
| Indicator Lamp Control | [I] | 0x06 | A-T |
| Phase 1 Vehicle Detector | [I] | 0x07 | A-f |
| Phase 1 Pedestrian Detector | [I] | 0x08 | A-g |
| Force Off (Ring 1) | [I] | 0x09 | A-i |
| Min Recall All Phases | [I] | 0x0A | A-j |
| Manual Control Enable | [I] | 0x0B | A-k |
| Call To Non-Actuated I | [I] | 0x0C | A-m |
| Test Input A | [I] | 0x0D | A-n |
| Omit All-Red Clear (Ring 1) | [I] | 0x0E | A-w |
| Red Rest (Ring 1) | [I] | 0x0F | A-x |
| I/O Mode Bit A | [I] | 0x10 | A-q |
| I/O Mode Bit B | [I] | 0x11 | A-y |
| I/O Mode Bit C | [I] | 0x12 | A-HH |
| Call To Non-Actuated II | [I] | 0x13 | A-z |
| Test Input B | [I] | 0x14 | A-AA |
| Walk Rest Modifier | [I] | 0x15 | A-BB |
| Pedestrian Recycle (Ring 1) | [I] | 0x16 | A-FF |
| Max II Selection (Ring 1) | [I] | 0x17 | A-GG |
| Phase 2 Hold | [I] | 0x18 | A-M |
| Phase 1 Hold | [I] | 0x19 | A-h |

ASC/3 Maintenance

| ASC/3 TS2 I/O ADDRESS TABLE on | Туре | I/O Address | Connector Designation. |
|--------------------------------|------|-------------|------------------------|
| Phase 2 Ped Omit | [I] | 0x1A | A-v |
| Phase 1 Ped Omit | [I] | 0x1B | A-EE |
| Phase 3 Omit | [I] | 0x1C | B-R |
| Phase 2 Omit | [I] | 0x1D | B-S |
| Phase 5 Ped Omit | [I] | 0x1E | B-T |
| Phase 1 Omit | [I] | 0x1F | B-U |
| Preempt 2 Detector | [I] | 0x20 | B-B |
| Phase 4 Vehicle Detector | [I] | 0x21 | B-L |
| Phase 4 Pedestrian Detector | [I] | 0x22 | B-M |
| Phase 3 Vehicle Detector | [I] | 0x23 | B-N |
| Phase 3 Pedestrian Detector | [I] | 0x24 | B-P |
| Ped Recycle (Ring 2) | [I] | 0x25 | B-V |
| Preempt 4 Detector | [I] | 0x26 | B-W |
| Preempt 5 Detector | [I] | 0x27 | B-X |
| Phase 4 Omit | [I] | 0x28 | B-g |
| Phase 4 Hold | [I] | 0x29 | B-h |
| Phase 3 Hold | [I] | 0x2A | B-i |
| Phase 3 Ped Omit | [I] | 0x2B | B-j |
| Phase 6 Ped Omit | [I] | 0x2C | B-k |
| Phase 7 Ped Omit | [I] | 0x2D | B-m |
| Phase 8 Ped Omit | [I] | 0x2E | B-n |
| Phase 4 Ped Omit | [I] | 0x2F | B-x |
| Preempt 6 Detector | [I] | 0x30 | B-v |
| Free (no coord) | [I] | 0x31 | B-y |
| Max II Selection (Ring 2) | [I] | 0x32 | B-z |
| Phase 5 Vehicle Detector | [I] | 0x33 | C-P |
| Phase 5 Pedestrian Detector | [I] | 0x34 | C-R |
| Phase 6 Vehicle Detector | [I] | 0x35 | C-S |
| Phase 6 Pedestrian Detector | [I] | 0x36 | C-T |
| Phase 7 Pedestrian Detector | [I] | 0x37 | C-U |
| Phase 7 Vehicle Detector | [I] | 0x38 | C-V |
| Phase 8 Pedestrian Detector | [I] | 0x39 | C-W |
| Force Off (Ring 2) | [I] | 0x3A | C-Y |
| Stop Timing (Ring 2) | [I] | 0x3B | C-Z |
| Inhibit Max Term (Ring 2) | [I] | 0x3C | C-a |
| Test Input C | [I] | 0x3D | C-b |
| Phase 8 Vehicle Detector | [I] | 0x3E | C-t |
| Red Rest Mode (Ring 2) | [I] | 0x3F | C-u |
| Phase 8 Hold | [I] | 0x40 | C-X |
| Phase 5 Hold | [I] | 0x41 | C-m |
| Phase 5 Omit | [I] | 0x42 | C-n |
| Phase 6 Hold | [I] | 0x43 | С-р |
| Phase 6 Omit | [I] | 0x44 | C-q |
| Phase 7 Omit | [1] | 0x45 | C-r |
| Phase 8 Omit | [1] | 0x46 | C-s |
| Phase 7 Hold | [1] | 0x47 | C-EE |
| Omit Red Clear (Ring 2) | [I] | 0x48 | C-v |

ASC/3 Maintenance Manual

| ASC/3 TS2 I/O ADDRESS TABLE on Typ | e I/O Address | Connector Designation. |
|------------------------------------|---------------|------------------------|
| Split Demand [I] | 0x49 | D-3 |
| System Command Coord Sync [I] | 0x4A | D-4 |
| System Command Cycle Bit 3 [I] | 0x4B | D-6 |
| System Command Split Bit 2 [I] | 0x4C | D-9 |
| System Command Offset Bit 2 [I] | 0x4D | D-10 |
| System Command Offset Bit 1 [I] | 0x4E | D-12 |
| Expanded Detector #8 [I] | 0x4F | D-13 |
| Time Reset [I] | 0x50 | D-14 |
| System Command Split Bit 1 [I] | 0x51 | D-16 |
| Expanded Detector #1 [I] | 0x52 | D-17 |
| Expanded Detector #4 [I] | 0x53 | D-18 |
| Test Input E [I] | 0x54 | D-19 |
| Test Input C [I] | 0x55 | D-20 |
| System Command Cycle Bit 1 [I] | 0x56 | D-25 |
| Coord Free [I] | 0x57 | D-26 |
| Expanded Detector #5 [I] | 0x58 | D-30 |
| Expanded Detector #3 [1] | 0x59 | D-31 |
| System Command Cycle Bit 2 [I] | 0x5A | D-35 |
| System Command Offset Bit 3 [I] | 0x5B | D-36 |
| Test Input D [1] | 0x5C | D-37 |
| Dual Coord [I] | 0x5D | D-38 |
| Expanded Detector #6 [1] | 0x5E | D-39 |
| Expanded Detector #7 [1] | 0x5F | D-40 |
| Expanded Detector #2 [1] | 0x60 | D-47 |
| Preemptor Call #2 [I] | 0x61 | D-49 |
| Preemptor Call #3. Bus #1 [I] | 0x62 | D-50 |
| Preemptor Call #4. Bus #2 [I] | 0x63 | D-55 |
| Preemptor Call #5. Bus #3 [I] | 0x64 | D-56 |
| Preemptor Call #1 [I] | 0x65 | D-57 |
| CMU Stop Time (Conflict Flash) [I] | 0x66 | D-58 |
| Remote Flash [I] | 0x67 | D-60 |
| Preemptor Call #6. Bus #4 [I] | 0x68 | D-61 |
| Not Assigned [n/a | a] | D-7 |
| Phase 1 Red [O |] 0x00 | A-D |
| Phase 1 Don't Walk [O |] 0x01 | A-E |
| Phase 2 Red [O |] 0x02 | A-F |
| Phase 2 Don't Walk [O |] 0x03 | A-G |
| Phase 2 Ped Clear [O |] 0x04 | A-H |
| Phase 2 Walk [O |] 0x05 | A-J |
| Flashing Logic Out [O |] 0x06 | A-X |
| Status Bit C (Ring 1) [O |] 0x07 | A-Y |
| Phase 1 Yellow [O |] 0x08 | A-Z |
| Phase 1 Ped Clear IO |] 0x09 | A-a |
| Phase 2 Yellow IO | | A-b |
| Phase 2 Green IO | | A-c |
| Status Bit B (Ring 1) | - 1 0x0C | A-r |
| Phase 1 Green IO |] 0x0D | A-s |

| ASC/3 TS2 I/O ADDRESS TABLE on | Туре | I/O Address | Connector Designation. |
|--------------------------------|------|-------------|------------------------|
| Phase 1 Walk | [O] | 0x0E | A-t |
| Coded Status Bit A (Ring 1) | [O] | 0x0F | A-CC |
| Phase 3 Green | [O] | 0x10 | B-D |
| Phase 3 Yellow | [O] | 0x11 | B-E |
| Phase 3 Red | [O] | 0x12 | B-F |
| Phase 4 Red | [O] | 0x13 | B-G |
| Phase 4 Ped Clear | [O] | 0x14 | B-H |
| Phase 4 Don't Walk | [O] | 0x15 | B-J |
| Phase 3 Walk | [O] | 0x16 | B-Y |
| Phase 3 Ped Clear | [O] | 0x17 | B-Z |
| Phase 2 Check | [O] | 0x18 | A-d |
| Phase 2 On | [O] | 0x19 | A-e |
| Phase 1 Check | [O] | 0x1A | A-u |
| Phase 1 On | [O] | 0x1B | A-DD |
| Phase 1 Next | [O] | 0x1C | B-A |
| Phase 2 Next | [O] | 0x1D | B-C |
| Phase 4 Check | [0] | 0x1E | B-K |
| Phase 4 On | [0] | 0x1F | В-е |
| Phase 3 Don't Walk | [0] | 0x20 | B-a |
| Phase 4 Green | [0] | 0x21 | B-b |
| Phase 4 Yellow | [0] | 0x22 | B-c |
| Phase 4 Walk | [0] | 0x23 | B-d |
| Overlap A Yellow | [0] | 0x24 | В-р |
| Overlap A Red | [0] | 0x25 | B-q |
| Overlap D Red | [0] | 0x26 | B-u |
| Overlap D Green | [0] | 0x27 | B-w |
| Overlap A Green | [0] | 0x28 | B-AA |
| Overlap B Yellow | [0] | 0x29 | B-BB |
| Overlap B Red | [0] | 0x2A | B-CC |
| Overlap C Red | [0] | 0x2B | B-DD |
| Overlap D Yellow | [0] | 0x2C | B-EE |
| Overlap C Green | [0] | 0x2D | B-FF |
| Overlap B Green | [0] | 0x2E | B-GG |
| Overlap C Yellow | [0] | 0x2F | B-HH |
| Status Bit A (Ring 2) | [0] | 0x30 | C-A |
| Status Bit B (Ring 2) | [0] | 0x31 | C-B |
| Phase 8 Don't Walk | [0] | 0x32 | C-C |
| Phase 8 Red | [0] | 0x33 | C-D |
| Phase 7 Yellow | [0] | 0x34 | C-E |
| Phase 7 Red | [0] | 0x35 | C-F |
| Phase 6 Red | [0] | 0x36 | C-G |
| Phase 5 Red | [0] | 0x37 | С-Н |
| Phase 4 Next | [0] | 0x38 | B-f |
| Phase 3 Check | [0] | 0x39 | B-r |
| Phase 3 On | [0] | 0x3A | B-s |
| Phase 3 Next | [0] | 0x3B | B-t |
| Phase 5 Next | [0] | 0x3C | C-M |

| ASC/3 TS2 I/O ADDRESS TABLE on | Туре | I/O Address | Connector Designation. |
|----------------------------------|------|-------------|------------------------|
| Phase 5 On | [O] | 0x3D | C-N |
| Phase 5 Check | [O] | 0x3E | C-k |
| Phase 6 Check | [O] | 0x3F | C-BB |
| Phase 5 Yellow | [O] | 0x40 | C-J |
| Phase 5 Ped Clear | [O] | 0x41 | C-K |
| Phase 5 Don't Walk | [O] | 0x42 | C-L |
| Status Bit C (Ring 2) | [O] | 0x43 | C-c |
| Phase 8 Walk | [O] | 0x44 | C-d |
| Phase 8 Yellow | [O] | 0x45 | C-e |
| Phase 7 Green | [O] | 0x46 | C-f |
| Phase 6 Green | [O] | 0x47 | C-g |
| Phase 6 On | [O] | 0x48 | C-CC |
| Phase 6 Next | [O] | 0x49 | C-DD |
| Phase 8 Check | [O] | 0x4A | C-FF |
| Phase 8 On | [O] | 0x4B | C-GG |
| Phase 8 Next | [O] | 0x4C | C-HH |
| Phase 7 Check | [O] | 0x4D | C-MM |
| Phase 7 On | [O] | 0x4E | C-NN |
| Phase 7 Next | [O] | 0x4F | C-PP |
| Phase 6 Yellow | [O] | 0x50 | C-h |
| Phase 5 Green | [O] | 0x51 | C-i |
| Phase 5 Walk | [O] | 0x52 | C-j |
| Phase 8 Ped Clear | [O] | 0x53 | C-w |
| Phase 8 Green | [O] | 0x54 | C-x |
| Phase 7 Don't Walk | [O] | 0x55 | C-y |
| Phase 6 Don't Walk | [O] | 0x56 | C-z |
| Phase 6 Ped Clear | [O] | 0x57 | C-AA |
| Phase 7 Walk | [O] | 0x58 | C-JJ |
| Phase 7 Ped Clear | [O] | 0x59 | C-KK |
| Phase 6 Walk | [O] | 0x5A | C-LL |
| Premptor #5 Active | [O] | 0x5B | D-1 |
| System Command Offset Bit 3 | [O] | 0x5C | D-2 |
| Cross Street Sync | [O] | 0x5D | D-5 |
| NIC Special Function #2 | [O] | 0x5E | D-8 |
| NIC Special Function #4/Spare #2 | [O] | 0x5F | D-11 |
| Preemptor Flash Control | [O] | 0x60 | D-15 |
| System Command Split Bit 1 | [O] | 0x61 | D-21 |
| Premptor #3 Active | [O] | 0x62 | D-22 |
| Premptor #1 Active | [O] | 0x63 | D-23 |
| NIC Special Function #3/Spare #1 | [O] | 0x64 | D-24 |
| Coord Status | [O] | 0x65 | D-27 |
| NIC Special Function #1 | [O] | 0x66 | D-28 |
| System Command Cycle Bit 3 | [O] | 0x67 | D-29 |
| Premptor #2 Active | [O] | 0x68 | D-32 |
| System Command Offset Bit 1 | [O] | 0x69 | D-33 |
| Premptor #4 Active | [O] | 0x6A | D-34 |
| Spare Output 4 | [O] | 0x6B | D-41 |

ASC/3 Maintenance Manual

| ASC/3 TS2 I/O ADDRESS TABLE on | Туре | I/O Address | Connector Designation. |
|-----------------------------------|------|-------------|------------------------|
| System Command Offset Bit 2 | [O] | 0x6C | D-42 |
| System Command Cycle Bit 1 | [O] | 0x6D | D-43 |
| System Command Cycle Bit 2 | [O] | 0x6E | D-44 |
| Spare Output 5 | [O] | 0x6F | D-45 |
| System Command Split Bit 2 | [O] | 0x70 | D-46 |
| Premptor #6 Active | [O] | 0x71 | D-48 |
| Spare Output 6 | [O] | 0x72 | D-51 |
| Spare Output 7 | [O] | 0x73 | D-52 |
| System Command Sync Output | [O] | 0x74 | D-53 |
| Spare Output 8 | [O] | 0x75 | D-54 |
| Preempt CMU Interlock (1K pullup) | [O] | 0x76 | D-59 |
| Voltage Monitor | [O] | | A-C |
| Fault Monitor | [0] | | A-A |
| | | | |